MSM7557

Single Chip MSK Modem with Compandor for Cordless Telephone

OKI Semiconductor

GENERAL DESCRIPTION

The MSM7557 is a single chip MSK modem with base band voice processor for cordless telephone. The MSM7557 voice transmit block consists of high pass filter, compressor, pre-emphasis, limiter and splatter filter.

Voice receive block consists of Band pass filter, De-emphasis and Expander.


FEATURES

- Available to transmit modem signal and also transmit base band voice signal through wireless transmission path (0.3 kHz to 3.4 kHz)
- Built-in compandor circuit
- Upper limit of voice band (3306 Hz/3400 Hz/3500 Hz) is selectable
- Modem bit rate (2400/1200 bps) is selectable
- Transmit function and receive function operate separately
- Emphasis mode selectable
- Built-in bit synchronous detector and frame synchronous detector
- Built-in limiter level generator and external limit voltage input
- Dynamic range selectable
- Built-in crystal oscillator circuit
- Wide range power supply voltage (2.7V ~ 5.5V)
- Package : 56-pin plastic QFP (QFP56-P-910-0.65-2K) (Product name : MSM7557GS-2K)




MSM7557

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)




Notes: The pin 49 should be used for V_{DD}.

The pin 21 should be connected to V_{DD} or opened. NC : No connect pin

PIN DESCRIPTION

Name		Description	n						
	Transmit	data input.							
	The data on SD pin are took into MSK modulator and the data are available on the positive edge of ST								
SD	Moc inpu In order to s	ME SD input ST Modulator input data In order to synchronize a receive modem, more than 18bits bit-synchronous signal should be							
	transmitted before data transmission. If S/N ratio of the receive signal is always good, more than 11bits bit-synchronous signal synchronizes the receiver.								
	-	ta timing clock output.							
ST		I "0" is put on ME pin, ST is fixed to digital "1" I	level.						
	Emphasis path selection.								
	EMP	Transmit side	Receive side						
		Pre-emphasis circuit is bypassed to the	De-emphasis circuit is bypassed to the						
	0		path						
EMP	0	path	path						
EMP		path Pre-emphasis circuit is connected to the	path De-emphasis circuit is connected to the						
EMP	0	•	•						
LIM	1 Deviation lir Voice signal this pin. Input imped When this p	Pre-emphasis circuit is connected to the	De-emphasis circuit is connected to the path						
	1 Deviation lir Voice signal this pin. Input imped When this p	Pre-emphasis circuit is connected to the path niter control. maximum Rf modulation level is controlled by ance of this pin is about 200 kΩ. in is left open, internal reference voltage is use	De-emphasis circuit is connected to the path						
	1 Deviation lir Voice signal this pin. Input imped When this p Internal clar	Pre-emphasis circuit is connected to the path niter control. maximum Rf modulation level is controlled by ance of this pin is about 200 kΩ. in is left open, internal reference voltage is use np level is as follows.	De-emphasis circuit is connected to the path y connecting external reference voltage to ed as the clamp level.						
	1 Deviation lin Voice signal this pin. Input imped When this p Internal clar DYN	Pre-emphasis circuit is connected to the path niter control. maximum Rf modulation level is controlled by ance of this pin is about 200 kΩ. in is left open, internal reference voltage is use np level is as follows. Internal clamp level	De-emphasis circuit is connected to the path y connecting external reference voltage to ed as the clamp level. Limiter level						



Name		Description						
	Compresso	r circuit input						
CMPI	Α 0.47 μF c	apacitor shou	ld be connected b	between CMPI and TVIO				
	Dynamic ra	Dynamic range control input.						
	For an application of which V_{DD} is always higher than 4.5 V (Base station), by setting DYN = "1",							
	modem transmit carrier level, typical input signal level, limiter clamp level and compandor							
DYN	standard input level are up about 8dB to improve S/N ratio.							
	For an application of which V_{DD} is lower than 4.5 V (Hand-set) DYN shall be digital "0".							
			with the RF part,	one solution is to put di	gital "0" on DYN pin for both Base			
	station and							
00				age is half of V _{DD} .	aviaa parformanaa it in paanaany to			
SG	To make this voltage source impedance lower and to ensure the device performance, it is neces put a bypass capacitor of more than 1μ F between SG and V _{DD} in close physical proximity to the							
GND	Ground pin,	-						
			itnut					
	Transmit analog signal output. According to control data on ME and TVE, TAO is set as follows.							
	, looorunig t	ME	TVE	1	AO			
TAO		0	0	No signal output (pot				
		0	1	Voice signal output				
		1	X	MSK modulator output	ıt			
					X : Don't care			
	Receive voice signal output. RVO pin state is defined by RVE control.							
	RVU pili sta		JY RVE CONTOI.					
RV0		RVE		RVO				
		0	Output disable	(potential = SG)				
		1	Output enable					
CE1	Capacitor c	onnection pin	s to remove DC o	ffset of the expander.				
CE2				pin should be connecte				
CE3N	-	Capacitor connection pins for the expander attack time and recovery time.						
CE3P		When DYN is digital "0" level, a 0.22 μ F capacitor should be connected between CE3N and CE3P.						
	And when DYN is digital "1" level, a 0.47 µF capacitor should be connected between them. Receive side amplifier input (RAI) and output (RAIO).							
RAIO			. , .					
RAI	Second order RC-active filter is needed like TVIO and TVI. Refer to TVIO and TVI pin description.							
				fset of the modem shape	er circuit.			
CSH	-			veen GND pin and CSH.				
-								

Name				Function			
SEC	Device test inp	out.					
510	SEC shall be c	onnected to G	ND.				
	Voice band sel	ect.					
DOKA	-	RCK1	RCK	2 Upper L	mit of Voice Band		
RCK1	_	0	1		3306 Hz		
RCK2	_	Х	0		3400 Hz		
	_	1	1		3500 Hz		
	Compandor pa	ath selection.					
51/5	BYP		Transmit	side	Receive side		
BYP	0	Compress	or is conne	ected to the path.	Expander is connected to the path.		
	1	Compress	or is bypas	sed to the path.	Expander is bypass	ed to the path.	
	Modem data s	Modem data signaling rate select pin.					
BR		_	BR	Date signaling	rate		
		_	0	1200 bps			
			1	2400 bps			

Name	Function									
FDE	When d When d to "1" le	Frame synchronous signal detector control. When digital "0" is applied to this pin, FD pin is fixed to "0" level. RT and RD always work. When digital "1" is applied to this pin, frame synchronous detector works, and RT and RD pins are fixed to "1" level untill synchronous signal detector detects frame synchronous signal and FD becomes "1" level. Refer to Fig.3 (receive signal timing).								
BIT	When B signal a When B signal is	Refer to Fig.3 (receive signal timing). Bit synchronous signal detector control. When BIT and FDE pins are digital "1" level and when bit synchronous signal and frame synchronous signal are detected continously, FD becomes digital "1". When BIT pin is digital "0" level and FDE pin is digital "1" level and when 16-bit frame synchronous signal is detected, FD pin becomes digital "1" level. Refer to FPS pin detection.								
	Frame s	synchro	nous pattern control.							
	BIT	FPS	Detect pattern	Receiver						
	0	0	1001 0011 0011 0110 (=9336H)	Handset side						
FPS	0	1	1100 0100 1101 0110 (=C4D6H)	Base station						
	1	0	1010 1001 0011 0011 0110 (=A9336H)	Handset side						
	1	1	1010 1100 0100 1101 0110(=AC4D6H)	Base station						
			(Note : This pattern is for Japanese Corc	lless Telephone.)						
FD	When re When F	eceive DE is a	nous detector output. data correspond to detection pattern, FD pin is held to digital "1" pplied to digital "0" level, FD pin is reset to digital "0" level. power down state (PDN = "1", RVE = "0"), FD pin is reset to digi							
RD	The dat	a are s <u>y</u>	erial data output. /nchronized with the re-generated timing clock of RT. igital "1" level and also FD is digital "0" level, RD is fixed to digita	al "1" level.						
RT	Receive This sig with the The risi When F	When FDE is digital "1" level and also FD is digital "0" level, RD is fixed to digital "1" level. Receive data timing clock output. This signal is re-generated by internal digital PLL. The falling edge of this clock output is coincident with the transitions of RD. The rising edge of RT can be used to latch the valid receive data. When FDE pin is applied to digital "1" level and also FD pin output digital "0" level, RT pin is fixed to digital "1" level. Refer to Fig.3.								
RVE	Receive	voice	signal control. vin description.							
V _{DD}	This d A bypa		s sensitive to power supply noises as switched capacitor tequnion acitor of more than 10 μF between V_{DD} and GND pin should be	•						

	Function										
	Power down control.										
	Power down state is controlled by PDN, ME, RVE, and TVE.										
		PDN	ME	RVE	TVE	Voice control	Transmit side	Receive side			
	Madat	1	Х	0	x	path OFF	modem OFF	0FF			
	Mode1			-							
PDN	Mode2	1	Х	1	X	OFF	OFF	ON			
	Mode3	0	1	0	0	OFF	ON	ON			
	Mode4		oth	ners		ON	ON	ON			
			,	demodu		cuit and FD pin shou	Ild be reset by settin	g Mode1.			
X1	Crystal conn 3.6864 MHz When an ext	crystal s	hall be	connect	ed.			-			
X1 X2	3.6864 MHz	crystal s ernal ma	hall be ster clo	connect ock is ap	ed. plied, the			g Mode1. a 200 pF capacitor fo			
	3.6864 MHz When an extended AC coupling MSK moudu	crystal s ernal ma and X1 s lator out "1" is ap	hall be ster clo should l put. plied to	connect ick is ap be opene this pin	ed. plied, the ed.	e clock should be su		a 200 pF capacitor fo			

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V _{DD}	Ta = 25°C	-0.3 to +7.0	
Analog Input Voltage *1	VIA	a = 250 Refer to GND		V
Digital Input Voltage *2	VID		-0.3 to VDD + 0.3	
Storage Temperature	T _{STG}	_	-55 to +150	°C

*1 : LIM, VR2, TVI, RAI, CMPI

*2 : SD, EMP, DYN, SEC, RCK1, RCK2, BYP, BR, FDE, BIT, FPS, RVE, PDN, X2, ME, TVE

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit
Power Supply Voltage	V _{DD}	from	DYN = "0"	2.7	3.6	5.5	V
Fower Supply voltage		GND level	DYN= "1"	4.5	5.0	5.5	v
Operating Temperature	T _{op}	V _{DD} = 2.7	V to 5.5 V	-30	+25	+70	°C
Crystal Oscillating Freq.	f _{X'TAL}	-	_	3.6860	3.6864	3.6868	MHz
Data Signaling Rate	т.	BR	= 0"		1200	—	bit/sec
	T _S	BR = "1"			2400	—	DIL/Sec
C4, C5, C11, C12, C15		-	_		1.0		
06 010	—	DYN = "0"		_	0.22	—	
C6, C13	—	DYN = "1"			0.47	—	
C7, C8		-	_		1.0		μF
C9, C10		RL≥	40kΩ	_	0.22		
C14	_	-	_		10	_	
C19		-	_		0.47		
C20, C21	_	-	_	_	20	_	pF

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $\left(\begin{array}{c} DYN = "0": V_{DD} = 2.7 \ V \ to \ 5.5 \ V, \ Ta = -30^{\circ}C \ to \ 70^{\circ}C \\ DYN = "1": V_{DD} = 4.5 \ V \ to \ 5.5 \ V, \ Ta = -30^{\circ}C \ to \ 70^{\circ}C \end{array}\right)$

Parameter	Symbol	Condit	Condition		Тур.	Max.	Unit	
	loo	Normal 3.6 V		_	9.0	18	mA	
	I _{DD}	mode (mode 4)	5.5 V	_	14.0	24	ША	
Dawar Cumply Current *	I _{DDS1}	Power down mode 1	5.5 V	_	1.0	20	μΑ	
Power Supply Current *1	I _{DDS2}	Power down mode 2	3.6 V	_	3.8	7.0	mA	
	I _{DDS3}	Power down mode 3	3.0 V	_	4.6	9.0		
Input Leakage Current *2	I _{IL}	$V_{IN} = 0$	V	-10		+10	μA	
Input Leakage outfent 2	I _{IH}	V _{IN} = V	DD	-10	—	+10	μΛ	
Input Voltege *2	١ _{IL}			0	—	0.2V _{DD}		
input voltege Z	I _{IH}			$0.7V_{DD}$		V _{DD}	v	
Output Voltege *3	V _{OL}	$I_{0L} = -20$) μΑ	0	_	0.1V _{DD}	v	
Output voltege 3	V _{OH}	I _{0H} = 20	μA	0.8V _{DD}	_	V _{DD}		

*1 Refer to PDN pin description

*2 SD, EMP, DYN, SEC, RCK1, RCK2, BYP, BR, FDE, BIT, FPS, RVE, PDN, ME, TVE

*3 ST, FD, RD, RT

AC Characteristics

				\ D	DYN = "1" : V_{DD} = 4.5 V to 5.5 V, Ta = -30°C to 70°C /			
Paramete	ər	Symbol	Cond	ition	Min.	Тур.	Max.	Unit
		f _{M1}	SD = "1"	BR = "0"	1199	1200	1201	
Transmit	Transmit		SD= "0"	ME= "1"	1799	1800	1801	Hz
Carrier Frequenc	cy .	f _{M2}	SD = "1"	BR = "1"	1199	1200	1201	112
		f _{S2}	SD= "0"	ME= "1"	2399	2400	2401	
Transmit		N	D1 D0	DYN = "0"	-11	-9	-7	
Carrier Level		V _{OX}	R1 = R2	DYN = "1"	-3	-1	+1	dBV
Receive Carrier Input Level		V _{IR}			-32	_	-2	uDv
	1200		Defined at RAIO	8 dB	_	1 × 10 ⁻³	_	
Bit Error Rate	bps	B _{ER}		10 dB		5 × 10 ⁻⁵		
DIL ETTUT HALE	2400	DER		11 dB	_	1 × 10 ⁻³		
	bps			13 dB	_	5 × 10 ⁻⁵		
Number of PLL I	Lock-in		Number of data bits required for the PLL to be locked in within the phase difference of 22.5° or less		_	_	18	bit
Data Bits *1		V _{IR}	Number of o required for be locked in phase differ 90° or less	the PLL to within the	_	_	11	

 $(DYN = "0" : V_{DD} = 2.7 V \text{ to } 5.5 V, Ta = -30^{\circ}C \text{ to } 70^{\circ}C)$ DYN = "1" : V_{DD} = 4.5 V to 5.5 V, Ta = -30^{\circ}C to 70^{\circ}C)

*1 Receive MSK signal is bit synchronous signal (modulated signal of alternating "0", "1" pattern).

Voice	Signal	Interfaces
	e gua	

Voice Sign	al Interfac	es			0" : V _{DD} = 2. 1" : V _{DD} = 4.			
Para	meter	Symbol	Conc	lition	Min.	Тур.	Max.	Unit
RVO Maximi	um Output		fin = 1 kHz	DYN = "0"	_		-6	
Signal Level		V _{OUT}	BYP = "0" *1	DYN = "1"	_	_	+2	
			fin = 1 kHz	DYN = "0"	-10	-9	-8	dBV
Limiter Clam	ip Level	V _{LIM}	LIM = open	DYN = "1"	-2	-1	0	
Transmit Ou	tput Distortion	H _{DT}	fIN = 1 kHz, -	12 dBV	_	-40	_	
Receive Out	put Distortion	H _{DR}	BYP = "0", EM	P = "1"		-40	_	
Transmit Ga	in	GT	fin = 1 kHz, B	(P = EMP = "1"	-1.5	-0.2	+1	dB
Receive Gair	l	G _R	fin = 1 kHz, BYP = EMP = "1"		-1.5	-0.2	+1	
Transmit Idle	e Noise	HIT	BYP = "0"		—	-51	—	
Receive Idle	Noise	H _{IR}	EMP = "1"			-85		
Cross Talk	$R_{CV.} {\rightarrow} T_{ran.}$	C _{TT}	RAIO = -2 dB'	V *2	_	-75	-60	dBV
01055 Taik	T _{ran.→} R _{CV.}	CTR	TVIO = -2 dBV	/ 2	—	-80	-60	
		FT1	EMP = "1"	100 Hz	_	-28	-23	
Transmit Filt	or	FT3	EWP = 1 BYP = "1"	300 Hz	-12.5	-10.5	-8.5	-
	.61	FT25	BTP = 1 RCK2 = "0"	2.5 kHz	+6.5	+8.0	+9.5	
Response		FT34		3.4 kHz	+8.5	+10.5	+12.5	
		FT60	Ref. = 1 kHz	6 kHz		-40	-30	
		FR1		100 Hz	+1.5	+3.0	+4.5	dB
		FR3	EMP = "1"	300 Hz	+8.0	+9.5	+11.0	
Receive Filte	1	FR25	BYP = "1"	2.5 kHz	-9.5	-8.0	-6.5	
Response		FR34	RCK2 = "0"	3.4 kHz	-12.5	-10.5	-8.5	
		FR60	Ref. = 1 kHz	6 kHz		-40	-30	

*1 S/D \ge 20 dB

*2 fIN = 1 kHz, BYP = EMP = "1"

\ DYN = "1" : V _{DD} = 4.5 V to 5.5 V, Ta =								
	Parameter	Symbol	Condit	ion	Min.	Тур.	Max.	Unit
	Standard Input	Vier		DYN = "0"	-16.1	-13.7	-11.3	
	Level	V _{ICS}		DYN = "1"	-7.1	-5.5	-3.9	101/
	Maximum Input	V	f _{IN} = 1 kHz	DYN = "0"	—	_	-7	dBV
<u>ب</u>	Level	V _{ICM}		DYN = "1"	—	—	+1.0	
Compressor	Output	GC2		–20 dB	-10.6	-9.9	-9.2	
npre	Level *3	GC4	f _{IN} = 1 kHz	-40 dB	-21.0	-19.8	-18.6	dB
Cor	Level 5	GC5		-60 dB	—	-29.5		
	Attack Time	T _{AT1}	DYN = "0", C6 = 0	.22 μF	—	3.4	_	
	Attack Time	T _{AT2}	DYN = "1", C6 = 0	.47 μF	—	3.5	—	ms
	Decover / Time	T _{RE1}	DYN = "0", C6 = 0	.22 μF	—	17		
	Recovery Time	T _{RE2}	DYN = "1", C6 = 0	.47 μF	—	16		
	Standard Input	V _{IES}		*4	-12.9	-10.8	-8.7	dBV
	Level			*5	-13.3	-11.2	-9.1	
			f _{IN} = 1 kHz	*6	-4.7	-3.1	-1.5	
	Maximum	VIEM		DYN = "0"		_	-6	
der	Output Level			DYN = "1"	—	—	+2	
Expander	Output	GE1		-10 dB	-21.5	-20	-18.3	
Ä	Level	GE2	f _{IN} = 1 kHz *3	–20 dB	-42.2	-40	-37.5	dB
	Levei	GE3		-30 dB	—	-59		1
	Attack	T _{AT3}	DYN = "0", C13 =	0.22 μF	_	3.4		
	Time	T _{AT4}	DYN = "1", C13 =	0.47 μF	—	3.5		ms
	Recovery	T _{RE3}	DYN = "0", C13 =	0.22 μF	_	17	—	
	Time	T _{RE4}	DYN = "1", C13 =	0.47 μF	_	16	—	

 $\begin{pmatrix} DYN = "0" : V_{DD} = 2.7 V \text{ to } 5.5 V, Ta = -30^{\circ}C \text{ to } 70^{\circ}C \\ DYN = "1" : V_{DD} = 4.5 V \text{ to } 5.5 V. Ta = -30^{\circ}C \text{ to } 70^{\circ}C \end{pmatrix}$

*3 0 dB is defined as the input level and the output level when the standard input level is input.

*4 $V_{DD} = 3.6 V, DYN = "0"$

*5 $V_{DD} = 5.0 \text{ V}, \text{DYN} = "0"$

*6 $V_{DD} = 5.0 V$, DYN = "1"

Common Characteristics		$\left(\begin{array}{c} DYN = "0": V_{DD} = 2.7 \; V \; to \; 5.5 \; V, \; Ta = -30^\circ C \; to \; 70^\circ C \\ DYN = "1": V_{DD} = 4.5 \; V \; to \; 5.5 \; V, \; Ta = -30^\circ C \; to \; 70^\circ C \end{array}\right)$						
Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit	
Input Resistance	RIA	TVI, RAI, VR2		_	10	_	MΩ	
	RIC	LIM		—	200	—	kΩ	
Output Resistance	Rox1	TAO			1750	—		
	R _{0x2}	VR1, VR3, RV0			600		Ω	
	R _{0x} 3	TVIO, RAIO		—	100	—		
Output Load Resistance	RXL1	$S/D \ge 20 \text{ dB}$	*1	40	_	_	kΩ	
	RXL2		TVI0	60	—	_		
Output DC Voltage	V _{SG}	SG		$\frac{V_{DD}}{2} - 0.1$	$\frac{V_{DD}}{2}$	$\frac{V_{DD}}{2} + 0.1$	V	
	V _{AO}	TAO, RVO		$\frac{V_{DD}}{2} - 0.15$	$\frac{V_{DD}}{2}$	$\frac{V_{DD}}{2} + 0.15$	V	

Common Characteristics


*1 VR1, VR3, TAO, RVO, RAIO

Digital Timing Characteristics


 $\left(\begin{array}{l} DYN = "0": V_{DD} = 2.7 \ V \ to \ 5.5 \ V, \ Ta = -30^\circ C \ to \ 70^\circ C \\ DYN = "1": V_{DD} = 4.5 \ V \ to \ 5.5 \ V, \ Ta = -30^\circ C \ to \ 70^\circ C \end{array}\right)$


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Transmit Data	t _S	Refer to Fig. 1	1	_		μs
Set-up Time						
Transmit Data			1			
Hold Time	t _H					
Receive Data	ta	Refer to Fig. 1 -30	000	300 —	300	ns
Output Delay	t _D		-300			
Sync-signal	t	Refer to Fig. 1	0	_	834	μs
Output Delay (ME→ST)	t _{MS}					


TIMING DIAGRAM














OPERATION DESCRIPTION

Limiter Circuit



DYN = "0"	: Clamp level = VSG ± 0.50 V
DYN = "1"	: Clamp level = VSG ± 1.26 V

2. In case of using external voltage reference

LIM pin shall be supplied over VSG voltage.

- Notes 1) R11 is protection resister from external extra voltage.
 - 2) Resistor value of R11 and R12 changes 0.7 to 1.3 times from the typical value by lot variation and temperature variation.

Frame Detector

Frame detection pattern is defined by BIT and FPS.

BIT	FPS	Sync-pattern	Receiver	Note
0	0	9336H	S.H.	Frame synchronous
0	1	C4D6H	M.T.	Frame synchronous
1	0	A9336H	S.H.	Bit + Frame synchronous
1	1	AC4D6H	M.T.	Bit + Frame synchronous

M.T. = Master telephone

S.H. = Slave handset

Fig 3 shows detection timing

First, put digital "0" level to FDE pin more than 1 ms, then FD pin is reset to "0" level.


Next, put digital "1" level to FDE pin, then RT and RD output digital "1" level until frame synchronous signal detected.

When synchronous pattern is detected, FD pin is held to digital "1" level.


At the full power down state (PDN = "1", RVE = "0"), FD pin becomes reset state.

In order to detect frame synchronous signal certainly, receive side PLL should be locked in sufficiently.

When a modem starts data transmittion, the bit-synchronous signal of more than 18 bits should be transmitted before frame pattern of the upper table.



Application Circuit




Note : An arrow mark of (\downarrow) indicates connection to the SG pin.

MSM7557 Filter Characteristics

MSM7557 has wide band filters (0.3 kHz to 3.4 kHz) as follows.

Pre-Emphasis Fig.	4
Splatter Filter Fig.	5
RBPF	
De-Emphasis Fig.	
Transmit Total (HPF1 + Pre-Emphasis + Splatter) Fig.	
Receive Total (RBPF + De-Emphasis) Fig.	
Transmit and Receive Total Fig.	

Fig. 4 to Fig. 10 show the filter characteristics when RCK2 is digital "0". When RCK1 is digital "0" and RCK2 is digital "1", the filter characteristics change 0.972 times on the frequency axis. (pass-band becomes narrow) When RCK1 is digital "1" and RCK2 is digital "1", the filter characteristics change 1.029 times on the frequency axis. (pass-band becomes wide)









Figure 5 MSM7557 Splatter Filter








Figure 7 MSM7557 De-Emphasis




Figure 8 MSM7557 Transmit Total (HPF1 + Pre-Emphasis+Splatter)




Figure 9 MSM7557 Receive Total (RBPF + De-Emphasis)





Figure 10 MSM7557 Transmit and Receive Total

PACKAGE DIMENSIONS

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).