

Specifications are subject to change without notice

### Revision History

Revised date	Contents of revision	Reason for revision	Page	Remarks
2009 6 18	1 <sup>st</sup> Release			Ver 1.0

MTK Confidential  
For DigiEngineTek Only  
No Disclosure

## Contents of Specifications

No	Specifications	Page
	Revision History	1
	Contents of Specification	2
1	<a href="#">Applications</a>	3
2	<a href="#">Type</a>	3
3	<a href="#">Usage</a>	3
4	<a href="#">Structure</a>	3
5	<a href="#">Function</a>	4
6	<a href="#">Pin Assignment</a>	19
7	<a href="#">Absolute Maximum Ratings</a>	20
8	<a href="#">Recommend Operation Conditions</a>	20
9	<a href="#">Electrical Characteristics</a>	21
10	<a href="#">Marking on Devices</a>	31
11	<a href="#">Package Description</a>	31
12	<a href="#">Packing Description</a>	33
13	<a href="#">Solder-Reflow Condition</a>	38
14	<a href="#">Manual Solder Condition</a>	39
15	<a href="#">Storage Condition</a>	39
16	<a href="#">Other</a>	39

Specifications are subject to change without notice

## 1 Applications

This present specifications are applied to IC MT1389J.

## 2 Type

MT1389J

## 3 Usage

Single Chip IC for DVD Player

## 4 Structure

0.13um CMOS process, Silicon material, Monolithic IC, 128pin LQFP, 3.3/1.2 Dual operation voltages.

MTK Confidential  
For DigiEngineTek Only  
No Disclosure

Specifications are subject to change without notice

## 5 Function

### 5-1 General Description


**MediaTek MT1389J** is a cost-effective DVD system-on-chip (SOC) which incorporates advanced features like MPEG-4 video decoder, high quality TV encoder and state-of-art de-interlace processing. The MT1389J enables consumer electronics manufacturers to build high quality, USB2.0, MS/SD/MMC reader, feature-rich DVD players, portable DVD players or any other home entertainment audio/video devices.

**World-Leading Technology:** Based on MediaTek's world-leading DVD player SOC architecture, the MT1389J is the New generation of the DVD player SOC. It integrates the MediaTek 3<sup>rd</sup> generation front-end digital RF amplifier and the Servo/MPEG AV decoder. To save power consumption for Earth, MediaTek use the .13um Process to decrease the power consumption.

**Rich Feature for High Valued Product:** To enrich the feature of DVD player, the MT1389 equips a simplified MPEG-4 advanced simple profile (ASP) video decoder to fully support the DivX<sup>1</sup> Home Theater profile. It makes the MT1389-based DVD player be capable of playback MPEG-4 content which become more and more popular.

**Incredible Audio/Video Quality:** The progressive scan of the MT1389J utilized advanced motion-adaptive de-interlace algorithm to achieve the best movie/video playback. The 108MHz/12-bit video DAC provides users a whole new viewing experience. Built-in 6ch audio DACs and 2ch audio ADCs could give the variable function solutions.

**High Performance Memory Storage Device:** As the core of Portable DVD players need more capability to support current multimedia contents. The MT1389J provides the interface for the 3-in-1 card reader, which supports Memory-Stick, Secure Digital Memory Card, and MultiMediaCard, to connect with the mainstream digital camera FLASH cards. For the USB application, we adopt **USB2.0 High speed** specification to reach rich-contents transference. **USB 2.0 High speed** will support for high-speed devices. **USB 2.0 High Speed** is suitable for high-performance devices such as high-density storage devices. In addition, **USB 2.0 High Speed** supports old USB 1.0/1.1 software and peripherals, offering impressive and even better compatibility to customers



DVD Player System Diagram Using MT1389J

### Key Features

- RF/Servo/MPEG Integration
- DivX Home Theater Level MPEG4 ASP Video decoder
- Support DivX Ultra
- High Performance Audio Processor
- Progressive Scan
- 108MHz/12-bit, 4 CH TV Encoder
- Internal 6CH Audio DAC
- Internal 2CH Audio ADC
- USB2.0 High Speed (Host)
- 3-in-1 MS/SD/MMC reader

### Applications

Standard DVD Players

<sup>1</sup> DivX is a trademark of DivXNetworks

<sup>2</sup> **USB High Speed** : 480Mbit/sec. USB Full Speed : 12Mbit/sec.

Specifications are subject to change without notice

## 5-2 Key Features

- RF/Servo/MPEG Integration
- Embedded 6ch Audio DAC
- Embedded 2ch Audio ADC for Karaoke
- High Performance Audio Processor
- High Performance Progressive Video Processor
- Support DivX Ultra
- High Quality 108MHz/12-bit, 4 CH TV Encoder
- USB 2.0 High-Speed

## 5-3 Applications

- Standard DVD Players
- DVD Players Home Theater Application
- Portable DVD Players
- TV/DVD Combo Systems

MTK Confidential  
For DigiEngineTek Only  
No Disclosure

## 5-4 General Feature lists

### ■ Super Integration DVD player single chip

- High performance analog RF amplifier
- Servo controller and data channel processing
- MPEG-1/MPEG-2/JPEG video
- Dolby AC-3/DTS Decoder
- Unified memory architecture
- Versatile video scaling & quality enhancement
- OSD & Sub-picture
- Built-in clock generator
- Built-in high quality TV encoder
- Built-in progressive video processor
- Audio effect post-processor
- Built-in 5.1-ch Audio DAC
- Built-in 2-ch Audio ADC for Karaoke
- USB 2.0 High-Speed
- MS/SD/MMC 3-in-1 card reader

### ■ Speed Performance on Servo/Channel

#### Decoding

- DVD-ROM up to 4XS
- CD-ROM up to 24XS

### ■ Channel Data Processor

- Digital data slicer for small jitter capability
- Built-in high performance data PLL for channel data demodulation
- EFM/EFM+ data demodulation
- Enhanced channel data frame sync protection & DVD-ROM sector sync protection

### ■ Servo Control and Spindle Motor Control

- Programmable frequency error gain and phase error gain of spindle PLL to control spindle motor on CLV and CAV mode
- Built-in ADCs and DACs for digital servo control
- Provide 2 general PWM
- Tray control can be PWM output or digital output

### ■ Embedded Micro controller

- Built-in 8032 micro controller
- Built-in internal 373 and 8-bit programmable lower address port
- 1024-bytes on-chip RAM
- Up to 8M bytes FLASH-programming interface
- Supports 5/3.3-Volt. FLASH interface
- Supports power-down mode
- Supports additional serial port

### ■ DVD-ROM/CD-ROM Decoding Logic

- High-speed ECC logic capable of correcting one error per each P-codeword or Q-codeword
- Automatic sector Mode and Form detection
- Automatic sector Header verification
- Decoder Error Notification Interrupt that signals various decoder errors
- Provide error correction acceleration

### ■ Buffer Memory Controller

- Supports 16Mb/32Mb/64Mb/128Mb SDRAM
- Supports 16-bit SDRAM data bus
- Provides the self-refresh mode SDRAM
- Block-based sector addressing

### ■ Video Decode

- Decodes MPEG1 video and MPEG2 main level, main profile video (720/480 and 720x576)
- Decodes MPEG-4 Advanced Simple Profile
- Support DivX 3.11/4.x/5.x Home Theater Profile
- Support DivX Ultra
- Smooth digest view function with I, P and B picture decoding
- Baseline, extended-sequential and progressive JPEG image decoding
- Support CD-G titles

### ■ Video/OSD/SPU/HLI Processor

- Arbitrary ratio vertical/horizontal scaling of video, from 0.25X to 256X
- 65535/256/16/4/2-color bitmap format OSD,
- 256/16 color RLC format OSD
- Automatic scrolling of OSD image

### ■ Audio Effect Processing

- Dolby Digital (AC-3) decoding
- DTS decoding
- MPEG-1 layer 1/layer 2 audio decoding
- High Definition Compatible Digital (HDCD)
- Windows Media Audio (WMA)
- Dolby ProLogic II
- Concurrent multi-channel
- IEC 60958/61937 output
  - PCM / bit stream / mute mode
  - Custom IEC latency up to 2 frames
- Pink noise and white noise generator
- Karaoke functions
  - Microphone echo
  - Microphone tone control
  - Vocal mute/vocal assistant

Specifications are subject to change without notice

- Key shift up to +/- 8 keys
- Chorus/Flanger/Harmony/Reverb
- Channel equalizer
- 3D surround processing include virtual surround and speaker separation

## ■ TV Encoder

- Four 108MHz/12bit DACs
- Support NTSC, PAL-BDGHINM, PAL-60
- Support 525p, 625p progressive TV format
- Automatically turn off unconnected channels
- Support Macrovision 7.1 L1, Macrovision 525P and 625P
- CGMS-A/WSS
- Closed Caption

## ■ Progressive Scan Video

- Automatic detect film or video source
- Advanced Motion adaptive de-interlace
- Minimum external memory requirement

## ■ Serial Flash Interface

- Supports 4Mb/8Mb/16Mb/32Mb/64Mb SPI interface Serial Flash

## ■ External Interface

- USB2.0 High Speed (Host)
- Memory-Stick, Secure Digital Memory Card, and MultiMediaCard Interface

## ■ Outline

- 128-pin LQFP package
- 3.3/1.2-Volt. Dual operating voltages



Specifications are subject to change without notice

## General Feature – Third Party Proprietary Right

### 1. Dolby License

Supply of this Implementation of Dolby technology does not convey a license nor imply a right under any patent, or any other industrial or intellectual property right of Dolby Laboratories, to use this Implementation in any finished end-user or ready-to-use final product. It is hereby notified that a license for such use is required from Dolby Laboratories.

### 2. Macrovision License

This device is protected by U.S. patent numbers 4,631,603, 4,577,216, 4,819,098 and other intellectual property rights.

### 3. DTS License

©1996-2006 DTS, Inc.

### 4. Microsoft License

This product included technology owned by Microsoft Corporation and cannot be used or distributed without a license from Microsoft GP.

MTK Confidential  
For DigiEngineTek Only  
No Disclosure



Specifications are subject to change without notice

## 5-5 Pin Definitions

Abbreviations:

- SR: Slew Rate
- PU: Pull Up
- PD: Pull Down
- SMT: Schmitt Trigger
- 4mA~16mA: Output buffer driving strength.

Pin	Main	Alt.	Type	Description
<b>Analog Interface (62)</b>				
123	RFIP		Analog Input	AC coupled DVD RF signal input RFIP
124	RFIN	OPOUT	Analog Input	1) AC coupled DVD RF signal input RFIN 2) GPI36
125	RFG	OPINP	Analog Input	Main beam, RF AC input path
126	RFH	OPINN	Analog Input	Main beam, RF AC input path
127	RFA		Analog Input	RF main beam input A
128	RFB		Analog Input	RF main beam input B
1	RFC		Analog Input	RF main beam input C
2	RFD		Analog Input	RF main beam input D
3	RFE		Analog Input	RF sub beam input E
4	RFF		Analog Input	RF sub beam input E
5	AVDD12_2		Analog power	Analog 1.2V power
6	AVDD33_1		Analog Power	Analog 3.3V power
7	XTALI		Input	27MHz crystal input

Specifications are subject to change without notice

Pin	Main	Alt.	Type	Description
8	XTALO		Output	27MHz crystal output
9	AGND33		Analog Ground	Analog Ground
10	V20		Analog output	Reference voltage 2.0V
11	V14		Analog output	Reference voltage 1.4V
12	REXT	GPO5	Analog Input	1) Current reference input. It generates reference current for RF path. Connect an external 15K resistor to this pin and AVSS 2) GPO5
13	MDI1		Analog Input	Laser power monitor input
14	LDO1		Analog Output	Laser driver output
15	LDO2		Analog Output	Laser driver output
16	AVDD33_2		Analog Power	Analog 3.3V power
17	DMO		Analog Output	Disk motor control output. PWM output
18	FMO		Analog Output	Feed motor control. PWM output
19	TRAY_OPEN		Analog Output	Tray PWM output/Tray open output
20	TRAY_CLOSE		Analog Output	Tray PWM output/Tray close output
21	TRO		Analog Output	Tracking servo output. PDM output of tracking servo compensator
22	FOO		Analog Output	Focus servo output. PDM output of focus servo compensator
23	FG	GPIO2	Analog	1) Motor Hall sensor input 2) GPIO2
24	USB_DM		Analog Inout	USB port DMINUS analog pin
25	USB_DP		Analog Inout	USB port DPLUS analog pin
26	VDD33_USB		USB Power	USB Power pin 3.3V

Specifications are subject to change without notice

Pin	Main	Alt.	Type	Description
27	VSS33_USB		USB Ground	USB ground pin
28	PAD_VRT		Analog Inout	USB generating reference current
29	VDD12_USB		USB Power	USB Power pin 1.2V
96	DACVDDC		Power	3.3V power pin for video DAC circuitry
97	VREF	GPO14	Analog	1) Bandgap reference voltage 2) GPO14
98	FS		Analog	Full scale adjustment (suggest to use 560 ohm)
99	DACVSSC		Ground	Ground pin for video DAC circuitry
100	CVBS		Analog	Analog CVBS or C
101	DACVDDB		Power	3.3V power pin for video DAC circuitry
102	Y/G		Analog	Green, Y, SY, or CVBS
103	B/CB/PB		Analog	Blue, CB/PB, or SC
104	R/CR/PR		Analog	Red, CR/PR, CVBS, or SY
105	AADVSS		Ground	Ground pin for 2ch audio ADC circuitry
106	AKIN2	GPIO19	Analog	1) Audio ADC input 2 2) Audio Mute 3) MCDATA 4) SPDIF 5) GPIO19
107	ADVCM	GPIO20	Analog	1) 2ch audio ADC reference voltageC 2) GPIO20
108	AKIN1	GPIO21	Analog	1) Audio ADC input 1 2) Audio Mute 3) AS_DATA3 4) GPIO21
109	AADVDD		Power	3.3V power pin for 2ch audio ADC circuitry
110	ADACVSS2		Ground	Ground pin for audio DAC circuitry
111	ADACVSS1		Ground	Ground pin for audio DAC circuitry
112	ARF / LFE	GPIO	Analog Output	1) AUDIO DAC LFE channel output 2) ACLK 3) GPIO_LFE
113	ARS	GPIO	Analog Output	1) AUDIO DAC RS channel output 2) ABCK 3) GPIO_ARS
114	AR	GPIO0	Analog Output	1) AUDIO DAC right channel output 2) RXD2 3) ASDATA2 4) GPIO_AR
115	AVCM		Analog	Audio DAC reference voltage

Specifications are subject to change without notice

Pin	Main	Alt.	Type	Description
116	AL	GPIO1	Analog Output	1) AUDIO DAC left channel output 2) TXD2 3) ASDATA1 4) GPIO_AL
117	ALS	GPIO	Analog Output	1) AUDIO DAC LS channel output 2) ALRCK 3) GPIO_ALS
118	ALF /CENTER	GPIO	Analog Output	1) AUDIO DAC CENTER channel output 2) Audio Mute 3) ASDATA0 4) GPIO_CENTER
119	ADACVDD1		Analog Power	3.3V power pin for audio DAC circuitry
120	ADACVDD2		Analog Power	3.3V power pin for audio DAC circuitry
121	AVDD12_1		Analog Power	Analog 1.2V power
122	AGND12		Analog Ground	Analog Ground
<b>General Power/Ground (7)</b>				
56, 87	DVDD12		Power	1.2V power pin for internal digital circuitry
81	DVSS12		Ground	1.2V Ground pin for internal digital circuitry
51, 71,84	DVDD33		Power	3.3V power pin for internal digital circuitry
50	DVSS33		Ground	3.3V Ground pin for internal digital circuitry
<b>Micro Controller , Flash Interface and GPIO(11)</b>				
30	SF_CS_		InOut 8mA, SR PU, SMT	Serial Flash Chip Select
31	SF_DO		InOut 8mA, SR PD, SMT	Serial Flash Dout
32	SF_DI		InOut 8mA, SR PU, SMT	Serial Flash Din

Specifications are subject to change without notice

Pin	Main	Alt.	Type	Description
33	SF_CK		InOut 8mA, SR PD, SMT	Serial Flash Clock
34	UP1_6	SCL	InOut 4mA, SR PU, SMT	1) Microcontroller port 1-6 2) SD_D1 set D 3) MS_D1 set D 4) RXD3 5) I <sup>2</sup> C SCK
35	UP1_7	SDA	InOut 4mA, SR PU, SMT	1) Microcontroller port 1-7 2) SD_D2 set D 3) MS_D2 set D 4) TXD3 5) I <sup>2</sup> C SDA
37	GPIO6		InOut 4mA, PU	1) Microcontroller port 3-5 (Internal Pull-Up) 2) SD_D0 set B/D/E/F 3) SD_D2 set C 4) MS_D0 set B/D/E 5) MS_D2 set C 6) TXD1 7) ASDATA2 8) GPIO6
38	PRST#		Input PU, SMT	Power on reset input, active low
39	IR		Input SR, SMT	IR control signal input
40	GPIO3	INT#	InOut 8mA, SR SMT	1) INT_ 2) Microcontroller port 3-1 (Internal Pull-Up) 3) SD_CLK set D/F 4) MS_CLK set B/D/E 5) TXD4 6) GPIO3
41	GPIO4		InOut 4mA, PD	1) Microcontroller port 3-4 (Internal Pull-Up) 2) MS_BS set B 3) YCLK 4) ASDATA0 5) ALRCK 6) GPIO4
<b>Dram Interface (37) (Sorted by position)</b>				
52	RD0		InOut, 2mA	DRAM data 0
53	RD1		InOut 2mA	DRAM data 1
54	RD2		InOut 2mA	DRAM data 2

Specifications are subject to change without notice

Pin	Main	Alt.	Type	Description
55	RD3		InOut 2mA	DRAM data 3
57	RD4		InOut 2mA	DRAM data 4
58	RD5		InOut 2mA	DRAM data 5
59	RD6		InOut 2mA	DRAM data 6
60	RD7		InOut 2mA	DRAM data 7
61	DQM0		InOut 2mA, PD	Data mask 0
62	RD15		InOut 2mA	DRAM data 15
63	RD14		InOut 2mA	DRAM data 14
64	RD13		InOut 2mA	DRAM data 13
65	RD12		InOut 2mA	DRAM data 12
66	RD11		InOut 2mA	DRAM data 11
67	RD10		InOut 2mA	DRAM data 10
68	RD9		InOut 2mA	DRAM data 9
69	RD8		InOut 2mA	DRAM data 8
70	DQM1		InOut 2mA, PD	Data mask 1
72	RCLK		InOut 4mA, PD	Dram clock
73	RA11		InOut 2mA, PD	DRAM address bit 11

Specifications are subject to change without notice

Pin	Main	Alt.	Type	Description
74	RA9		InOut 2mA, PD	DRAM address 9
75	RA8		InOut 2mA, PD	DRAM address 8
76	RA7		InOut 2mA, PD	DRAM address 7
77	RA6		InOut 2mA, PD	DRAM address 6
78	RA5		InOut 2mA, PD	DRAM address 5
79	RA4		InOut 2mA, PD	DRAM address 4
80	RWE#		Output 2mA, PD	DRAM Write enable, active low
82	CAS#		Output 2mA, PD	DRAM column address strobe, active low
83	RAS#		Output 2mA, PD	DRAM row address strobe, active low
85	BA0		InOut 2mA, PD	DRAM bank address 0
86	BA1		InOut 2mA, PD	DRAM bank address 1
88	RA10		InOut 2mA, PD	DRAM address 10
89	RA0		InOut 2mA, PD	DRAM address 0
90	RA1		InOut 2mA, PD	DRAM address 1
91	RA2		InOut 2mA, PD	DRAM address 2
92	RA3		InOut 2mA, PD	DRAM address 3

Specifications are subject to change without notice

Pin	Main	Alt.	Type	Description
45	GPIO7	CKE	InOut 4mA, PD	<ol style="list-style-type: none"> <li>1) Dram Clock Enable</li> <li>2) SD_CLK set A/C</li> <li>3) MS_CLK set A/C</li> <li>4) Y4/Y3</li> <li>5) ACLK</li> <li>6) ASDATA1</li> <li>7) MCDATA</li> <li>8) Microcontroller port 1-4 (Internal Pull-Up)</li> <li>9) GPIO 7</li> </ol>
<b>GPIO (11)</b>				
44	GPIO8		InOut 4mA, PD	<ol style="list-style-type: none"> <li>1) SD_CLK set E</li> <li>2) SD_CMD set A/C</li> <li>3) MS_BS set A/C</li> <li>4) Y5/Y2</li> <li>5) ASDATA2</li> <li>6) ACLK</li> <li>7) MCDATA</li> <li>8) Microcontroller port 1-5 (Internal Pull-Up)</li> <li>9) GPIO8</li> </ol>
43	GPIO9		InOut 4mA, PD	<ol style="list-style-type: none"> <li>1) SD_CMD set E</li> <li>2) SD_D0 set A/C</li> <li>3) MS_D0 set A/C</li> <li>4) Y6/Y1</li> <li>5) ASDATA1</li> <li>6) ABCK</li> <li>7) GPIO9</li> </ol>
94	GPIO10		InOut 4mA, PD	<ol style="list-style-type: none"> <li>1) SD_D3 set D</li> <li>2) MS_D3 set D</li> <li>3) GPIO10</li> </ol>
36	GPIO11		InOut 4mA, PU	<ol style="list-style-type: none"> <li>1) SD_D1 set C</li> <li>2) SD_CMD set B/D/F</li> <li>3) MS_BS set D/E</li> <li>4) ABCK</li> <li>5) ASDATA0</li> <li>6) Audio Mute</li> <li>7) RXD1/ RXD4</li> <li>8) Microcontroller port 3-0 (Internal Pull-Up)</li> <li>9) GPIO11</li> </ol>
93	SPDIF	GPIO12	InOut 2mA, PD	<ol style="list-style-type: none"> <li>1) SPDIF output</li> <li>2) GPIO12</li> </ol>
42	GPIO13		InOut 4mA, PD	<ol style="list-style-type: none"> <li>1) SD_CLK set B</li> <li>2) SD_D3 set C</li> <li>3) MS_D3 set C</li> <li>4) Y7/Y0</li> <li>5) ALRCK</li> <li>6) Audio Mute</li> <li>7) GPIO13</li> </ol>



Specifications are subject to change without notice


Pin	Main	Alt.	Type	Description
46	GPIO29		InOut 4mA, PD	1) SD_D0 set G 2) MS_D0 set F 3) Y3/Y4 4) GPIO29
47	GPIO30		InOut 4mA, PU	1) SD_CMD set G 2) MS_BS set F 3) Y2/Y5 4) AS_DATA3 5) GPIO30
48	GPIO31		InOut 4mA, PU	1) SD_CLK set G 2) MS_CLK set F 3) Y1/Y6 4) AS_DATA3 5) GPIO31
49	GPIO32		InOut 4mA, PD	1) Y0/Y7 2) GPIO32
95	GPIO33		InOut 4mA, PD	1) GPIO33

**Note:**

1. The Main column is the main function, Alt. means alternative function.
2. The multi-function GPIO pins are set to **green characters**.


Specifications are subject to change without notice

## 5-6 Functional Block



Specifications are subject to change without notice

## 6 Pin Assignment



Specifications are subject to change without notice

## 7 Absolute Maximum Ratings

Symbol	Parameters	Value	Unit
VDD3	3.3V Supply voltage	-0.3 to 3.6	V
VDD2	1.2V Supply voltage	-0.3 to 2.1	V
VDDA	Analog Supply voltage	-0.3 to 3.6	V
V <sub>IN</sub> (3.3V)	Input Voltage (3.3V IO)	-0.3 to 3.63	V
V <sub>IN</sub> (5V-tolerance)	Input Voltage (5V-tolerance IO)	-0.3 to 5.5	V
V <sub>OUT</sub>	Output Voltage	-0.3 to VDD3+0.3	V
T <sub>STG</sub>	Storage Temperature	-45 to 150	°C

## 8 Recommend Operation Condition

Symbol	Parameters	Min	Typ	Max	Unit
T <sub>OP</sub>	Operating Temperature	0		70	°C
T <sub>J</sub>	Junction Operation Temp.	0	25	115	°C
VDD3	3.3V Supply voltage	3.1	3.3	3.6	V
VDD2	1.2V Supply voltage	1.15	1.25	1.35	V
VDDA	Analog Supply voltage	3.1	3.3	3.6	V
V <sub>IH</sub> (3.3V)	Input voltage high (3.3V IO)	2.0	-	-	V
V <sub>IL</sub> (3.3V)	Input voltage low (3.3V IO)	-	-	0.8	V
I <sub>IH</sub>	High level input current			10	UA
I <sub>IL</sub>	Low level input current	-10			UA
P <sub>D</sub>	Power dissipation		1.5		W
P <sub>DOWN</sub>	Power down mode			0.1	W
fclk	Input frequency of clock		27		MHz

Specifications are subject to change without notice

## 9 Electrical Characteristics

### 9-1 DC Characteristics

Symbol	Parameters	Min	Typ	Max	Unit
V <sub>OH</sub> (3.3V)	Output voltage high (3.3V IO) (*I <sub>OH</sub> = 2 ~ 16mA)	2.4	-	-	V
V <sub>OL</sub> (3.3V)	Output voltage low (3.3V IO) (*I <sub>OL</sub> = 2 ~ 16mA)	-	-	0.4	V
R <sub>pu</sub>	Pull-up Resistance	40	75	190	KΩ
R <sub>pd</sub>	Pull-down Resistance	40	75	190	KΩ
FOO <sub>OFF</sub>	Offset voltage between FOO zero output and V <sub>REF</sub>	-50	0	50	mV
TRO <sub>OFF</sub>	Offset voltage between TRO zero output and V <sub>REF</sub>	-40	0	40	mV
DMO <sub>OFF</sub>	Offset voltage between DMO zero output and V <sub>REF</sub>	-30	0	30	mV

Note \* : The driving current of some IO pad are programmable according to the different application and environment . All setting will be defined according to the F/W progress and test result.

### 9-2 Built-in Audio-DAC Characteristics

Note \* : All parameters is measured on MediaTek's DVD player reference DVD board, the actual performance depends on different PCB design.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>out</sub>	Output swing level: Digital i/p level =0 dBFS , ADACVDD =3.3V (V <sub>out</sub> = 1.0 * ADACVDD / 3.3)	0.9	1.0	1.1	V <sub>P</sub>
R <sub>o</sub>	Output impedance @ 1kHz		50	100	
R <sub>L_min</sub>	Minimum resister load	5			K
C <sub>L_max</sub>	Maximum capacitor load			20	PF
S/(THD+N)	S/(THD+N) @ 0 dBFS; f <sub>in</sub> = 1kHz; Fs = 48kHz, A-weighted		83		dBr(A)
DR	Dynamic Range		83		dBr(A)
SNR	Signal to noise ratio; A-weighted		90		dBr(A)
Channel Separation	Close-talk of Left and Right Channel		85		dB

Specifications are subject to change without notice

### 9-3 Built-in Audio-ADC Characteristics

Test Condition:

DSP MIC1 Gain = 0 (0)

MIC threshold=0

DSP MIC2 Gain = 0dB.(2000)

Apwin output Z= 600

Echo level = 0 dB

Measure SPDIF output.

CIC filter right shift 3 bit

Test signal : 1K Hz sin wave	Vpp(V)
Max Input (with output THD+N <60 dbfs)	2.9
DC bias level	1.3
Test signal : 1K Hz sin wave	
Input (Vpp)	Output THD+N(dBFs)
3V	-45
2.828V	-65
2.75V	-65.6
2.5V	-66
2V	-66.5
1.5V	-66.7
1V	-66.6
0.5V	-67.8

Test signal : 2.828 Vpp	
Input frequency:	Amp(dBFS)
1 KHz	-0.544
4KHz	-0.574
8khz	-0.66
16KHz	-0.981
20KHz	-1.24
22KHz	-2.44

Specifications are subject to change without notice

## 9-4 Built-in Video-DAC Specifications

Input Codes for Video Application:

	NTSC	NTSC w/setup	525_I	525_I w/setup	525_P
<b>WHITE (235)</b>	Programable, Current setting: 3297	Programable, Current setting: 3297	Programable, Current setting: 3297	Programable, Current setting: 3297	Programable, Current setting: 3290
<b>BLACK (16)</b>	960	1120	960	1120	1008
<b>PEDESTAL</b>	960	960	960	960	1008
<b>SYNC TIP</b>	64	64	64	64	64

	525_P w/s	PAL	625_I	625_P	RGB
<b>WHITE (235)</b>	---	Programable, Current setting: 3290	Programable, Current setting: 3290	Programable, Current setting: 3290	Programable, Current setting: 2282
<b>BLACK (16)</b>	---	1008	1008	1008	0
<b>PEDESTAL</b>	---	1008	1008	1008	-
<b>SYNC TIP</b>	---	64	64	64	-

## 9-5 Video Output Voltage Level:

### High Impedance Mode:

$$I_{OUT}(\max) = 19.4152 / R_{REF}, \quad R_{REF} = 2.2 \text{ KOhm}$$

$$V_{OUT}(\max) = R_{LOAD} * I_{OUT}(\max) = 1.3237 \text{ V}, \quad R_{LOAD} = 150 \text{ Ohm}$$

$$V_{OUT} = D_{IN} / 4095 * V_{OUT}(\max) = D_{IN} * R_{LOAD} * 0.0047412 / R_{REF}$$

### Low Impedance Mode:

$$I_{OUT}(\max) = 19.4152 / R_{REF}, \quad R_{REF} = 560 \text{ Ohm}$$

$$V_{OUT}(\max) = R_{LOAD} * I_{OUT}(\max) = 1.3 \text{ V}, \quad R_{LOAD} = 37.5 \text{ Ohm} \parallel 75 \text{ Ohm}$$

$$V_{OUT} = D_{IN} / 4095 * V_{OUT}(\max) = D_{IN} * R_{LOAD} * 0.0047412 / R_{REF}$$

## 9-6 Video DAC DC Electrical Characteristics

(Operating Free-Air Temperature, AVDD 3.3V, DVDD = 3.3V).

Analog Output	MIN	TYP	MAX	UNIT
Full Scale Output Current CVBS/Y/C/R/G/B (low impedance mode)	33.6	34.6	34.9	mA
Full Scale Output Current CVBS/Y/C/R/G/B (high impedance mode)	8.40	8.65	8.73	mA
LSB current CVBS/Y/C/R/G/B (low impedance mode)	32.8	33.8	34.1	uA
LSB current CVBS/Y/C/R/G/B (high impedance mode)	8.20	8.45	8.52	uA
DAC-to-DAC Mis-Matching	--	1.28	--	%

Specifications are subject to change without notice

Output Compliance	0	--	1.35	V
DAC Output Delay	--	1.5	10	ns
DAC Rise/Fall Time	--	2.1	5	
<b>Voltage Reference</b>				
Reference Voltage Output	1.27			V
Reference Input Current	2.267			MA
<b>Static Performance</b>				
DAC Resolution	12			Bits
DNL Differential Non-Linearity	+/-0.2	*/-0.25	+/-0.3	LSB
INL Integral Non-Linearity	+/-0.35	*/-0.4	+/-0.49	LSB
<b>Dynamic Performance</b>				
Differential Gain		0.8	1.5	%
Differential Phase		0.6	1.5	□
S/N Ratio	70			dB
<b>Power Supply</b>				
Supply Voltage	3.0	3.3	3.6	V

## 9-7 RF specification

Item	Designator	Conditions	Min	Typ	Max	Unit
3.3V POWER			3.00	3.30	3.60	Volts
Power Down Mode		Enable power down	10	27	50	mA
		Chip Reset	90	151	200	mA
Reference Voltage	V20	Force current =0A	1.85	1.99	2.15	Volts
Reference Voltage	V14	Force current =0A	1.25	1.39	1.55	Volts
APC1(CD)	MDI1	0Ah=10 ;APC1 on MDI1=180mV	166	184	202	mV
	LDO1	0Ah=00 ;APC1 off	3.00	3.28		V
	MDI1→LDO1	0Ah=10; APC1 on	212	254	295	V/V
APC2(DVD)	MDI2	0Bh=10 ;APC2 on MDI2=180mV	166	184	202	mV
	LDO2	0Bh=00 ;APC2 off	3.00	3.28		V
	MDI2→LDO2	0Bh=10; APC2 on High gain	210	265	298	V/V



Specifications are subject to change without notice

Item	Designator	Conditions	Min	Typ	Max	Unit
Focusing Error Gain	MA → FEO	05h=30; low gain With 10KHz Sin Input	7.5	10.3	11.5	dB
Focusing Error Frequency Response	MA → FEO	05h=7C; low gain With 10KHz, 300KHz Sin Input R=G(10kHz)-G(300Khz)	16	23.9		dB
Focusing Error Common Mode Gain	MA → FEO MB → FEO	05h=3F; low gain With 10KHz Sin Input		-34	-20	dB
Focusing Error H/L Gain	MA → FEO	Toggle 05h bit5 : FELG With 10KHz Sin Input	2.75	2.99	3.25	V/V
Focusing Error offset Adjustment step	Input Floating Measure FEO	Toggle 4Dh : FEOS[6:0]	65	103	140	mV
Focusing Error THD	MA → FEO	05h=7C; low gain With 10KHz Sin Input	30	54		dB
Central Servo Gain	MA → CSO	06h=F0; low gain With 10KHz Sin Input	12.5	14.1	15.5	dB
Central Servo Frequency Response	MA → CSO	06h=FF; low gain With 10KHz, 300KHz Sin Input R=G(10kHz)-G(300Khz)	14	21.4		dB
Central Servo Common Mode Gain	MA → CSO MB → CSO	06h=F0; low gain With 10KHz Sin Input		-30	-10	dB
Central Servo H/L Gain	MA → CSO	Toggle 06h bit5 : CSOLG With 10KHz Sin Input	2.75	2.97	3.25	V/V
Central Servo offset Adjustment step	Input Floating Measure CSO	Toggle 4Eh : CSOOS[6:0]	65	108	140	mV
Central Servo THD	MA → CSO	06h=F0; low gain With 10KHz Sin Input	30	53		dB
Tracking Error Gain	MA → TEO	07h=70; low gain With 10KHz Sin Input	13	15	17	dB
Tracking Error Frequency Response	MA → TEO	07h=70; low gain With 10KHz, 300KHz Sin Input R=G(10kHz)-G(300Khz)	16	24.2		dB

Specifications are subject to change without notice


Item	Designator	Conditions	Min	Typ	Max	Unit
Tracking Error Common Mode Gain	MA → TEO MB → TEO	07h=7F; low gain With 10KHz Sin Input		-22	-10	dB
Tracking Error H/L Gain	MA → TEO	Toggle 07h bit6, 5 With 10KHz Sin Input	4	5.8	8	V/V
Tracking Error offset Adjustment step	Input Floating Measure TEO	Toggle 4Fh : TEOS[6:0]	65	110	140	mV
Tracking Error THD	MA → TEO	07h=7F; low gain With 10KHz Sin Input	30	42		dB
RFL Gain	MA → LVL	08h=60; low gain With 10KHz Sin Input	-6.5	-4.6	-3.5	dB
RFL Frequency Response	MA → LVL	08h=7F; low gain With 10KHz, 300KHz Sin Input R=G(10kHz)-G(300Khz)	14	22.7		dB
RFL H/L Gain I	MA → LVL	Toggle 09h bit1 : LVLATN With 10KHz Sin Input	0.3	0.52	0.7	V/V
RFL H/L Gain II	SA → LVL	Toggle 09h bit2 : SBADHG With 10KHz Sin Input	2.5	2.77	3.1	V/V
RFL offset Adjustment step	Input Floating Measure LVL	Toggle 50h : LVLOS[6:0]	65	113	140	mV
RFL THD	MA → LVL	08h=7F; low gain With 10KHz Sin Input	30	44		dB

### 9-8 Micro Controller Interface

Parameter	Symbol	Min.	Max.	Units
Oscillator Frequency	1/Tf	0	23.3	MHz
ALE Pulse Width	T0	1.5Tf-5		ns
ALE Low to Valid Instruction	T1		2.5Tf-20	ns
ALE Low to PSEN Low	T5	0.5Tf-5		ns
Address Valid to ALE Low	T2	0.5Tf-5		ns
Address Hold After ALE Low	T9	0.5Tf-5		ns
PSEN Pulse Width	T3	2.0Tf-5		ns
PSEN Low to Valid Instruction	T4		2.0Tf-20	ns

Specifications are subject to change without notice

Input Instruction Hold After PSEN high	T8	0		ns
Input Instruction Float After PSEN high	T6		1.0Tf-5	ns
Port 0 Address to Valid Instruction	T10		3.0Tf-20	ns
Port 2 Address to Valid Instruction	T11		3.5Tf-20	ns
PSEN Low to Address Float	T7		0	ns




**Program Memory Read Cycle Timing Diagram**

## 9-9 Digital Video Output Interface

Parameter	Symbol	Min	Typ	Max	Units
Oscillator Frequency	1/T1		27		MHz
YUV digital output delay	T2			15	ns
HSYNC Rising delay	T3			15	ns
VSYNC Rising delay	T4			15	ns
HSYNC Falling delay	T5			20	ns
VSYNC Falling delay	T6			20	ns


Specifications are subject to change without notice



**Digital Video Output Interface Timing Diagram**


## 9-10 SPDIF I/O Interface

Parameter	Symbol	Min	Typ	Max	Units
BCK negative edge to ASDATA valid	T1	1.0		3.0	ns
ASDATA/LRCK input setup	T2			3.0	ns
ASDATA/LRCK input hold	T3	1.2			ns



**SPDIF Input/Output Timing Diagram**

## 9-11 DRAM Interface



Parameter		Symbol	-6		-7		-75		Units
			Min	Max	Min	Max	Min	Max	
CLK cycle time	CAS latency = 3	t <sub>CC</sub>	7.5	-	7.5	-	7.5	-	ns
SDRAM input setup time		t <sub>SS</sub>	1.5		1.75		1.75		ns
SDRAM input hold time		t <sub>SH</sub>	1		1		1		ns
Active to Precharge command period		t <sub>RAS</sub>	42	100K	49	100K	52	100K	ns
Precharge to Active command period		t <sub>RP</sub>	18		20		20		ns
Active to read/write command delay		t <sub>RCD</sub>	18		20		20		ns
Write recovery time	CL = 3	t <sub>WR</sub>	6		7		7.5		ns

Specifications are subject to change without notice

**FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE**

**-6T**

(Unit: number of clock)

Frequency	CAS Latency	tRAS	tRP	tRCD	tWR
		42ns	18ns	18ns	6ns/10ns
133MHz (7.5ns)	3	6	3	3	1
125MHz (8ns)	2	6	3	3	1
100MHz (10ns)	2	5	2	2	1

**-7T**

(Unit: number of clock)

Frequency	CAS Latency	tRAS	tRP	tRCD	tWR
		49ns	20ns	20ns	7ns/10ns
133MHz (7.5ns)	3	7	3	3	1
125MHz (8ns)	3	6	3	3	1
100MHz (10ns)	2	5	2	2	1

**-7.5T**

(Unit: number of clock)

Frequency	CAS Latency	tRAS	tRP	tRCD	tWR
		45ns	20ns	20ns	7.5ns/10ns
133MHz (7.5ns)	3	6	3	3	1
125MHz (8ns)	3	6	3	3	1
100MHz (10ns)	2	5	2	2	1


**-8T**

(Unit: number of clock)

Frequency	CAS Latency	tRAS	tRP	tRCD	tWR
		48ns	20ns	20ns	8ns/10ns
125MHz (8ns)	3	6	3	3	1
100MHz (10ns)	3	5	2	2	1

Specifications are subject to change without notice


## 10 Marking on Devices



## 11 Package Description

### 11-1 Package Outline Dimension

The bend lead are controlled under the criteria 0.075mm (2.5mil).



Symbol	Dimension in mm			Dimension in inch		
	Min	Nom	Max	Min	Nom	Max
A	—	—	1.60	—	—	0.063
A1	0.05	—	—	0.002	—	—
A2	1.35	1.40	1.45	0.053	0.055	0.057
b	0.13	0.18	0.23	0.005	0.007	0.009
b1	0.13	0.16	0.19	0.005	0.006	0.007
c	0.09	—	0.20	0.004	—	0.008
c1	0.09	—	0.16	0.004	—	0.006
D	15.85	16.00	16.15	0.624	0.630	0.636
D1	13.90	14.00	14.10	0.547	0.551	0.555
E	15.85	16.00	16.15	0.624	0.630	0.636
E1	13.90	14.00	14.10	0.547	0.551	0.555
$\square$	0.40	BSC	—	0.016	BSC	—
L	0.45	0.60	0.75	0.018	0.024	0.030
L1	1.00	REF	—	0.039	REF	—
R1	0.08	—	—	0.003	—	—
R2	0.08	—	0.20	0.003	—	0.008
S	0.20	—	—	0.008	—	—
$\theta$	0°	3.5°	7°	0°	3.5°	7°
$\theta_1$	0°	—	—	0°	—	—
$\theta_2$	—	12° TYP	—	—	12° TYP	—
$\theta_3$	—	12° TYP	—	—	12° TYP	—

TITLE: 128LD LQFP(14x14x1.4mm) PACKAGE OUTLINE  
-Cu L/F FOOTPRINT 2.0mm

L/F MATERIAL: C7025 1/2H

APPR.	[Signature]	DWG NO.	D128-SW1
R&D	[Signature]	REV NO.	A
Q.M	[Signature]	SCALE	
CHK.	[Signature]	DATE	JAN 20, '97
DEN.	J.F.C	SHT NO.	1/1

SILICONWARE PRECISION INDUSTRIES CO., LTD.

COPY CONTROLLED



Specifications are subject to change without notice

## 11-2 Weight of the chip

0.65g

## 11-3 Material and Finish of Lead Terminals

For Lead-free Package, Materials of terminal is Sn(98%) and Bi (2%) and thickness is 300~600u inch, similar as SnPb.

## 11-4 Package Material

Lead frame: Cu

Epoxy: 1033BF


Molding compound: G700

## 12 Packing Description

Package	Pin / Ball count	EA / Tray	Tray / Box	Full Box Q'ty	Box / Carton	Full carton Q'ty
LQFP	128	90	10	900	6	5400

### 12-1 Tray Description

40ea/ Hard Tray (150°C resistance).



- NOTE :
1. HEAT RESISTANCE UP TO 24 HOURS 135°C.
  2. SURFACE ELECTRICAL RESISTIVITY IS LESS THAN 10<sup>12</sup> ΩM/SQ
  3. COLOR : BLACK.
  4. WARPAGE : LESS THAN 0.76mm.
  5. GENERAL TOLERANCE : X.X = ±0.25  
X.XX = ±0.13



TITLE: TOPP 14X14X1.4MM JEDEC TRAY 10-25-M-01	
APPR.	David Lou DWG NO. 10051-1-03
DR.	G. L. Wang REV. NO. 4
CHK.	Johnson Shieh DATE 1999.8.20
DEN.	Leon SHT. NO. 1/1

APPROVED  
 BY: [Signature]  
 Check By: [Signature]

SECTION X-X (5:1)

SECTION Y-Y (5:1)

Specifications are subject to change without notice

## 12-2 Desiccants

Size: 110\*120 mm.

Weight: 66g

## 12-3 Aluminum Foil Bag

Size: 250\*500 mm.

Thickness: 0.12 +/- 0.005 mm.

Surface impedance:  $10^8$ - $10^{12}$  Ohm/SQ

## 12-4 Box Description

Material: 3 Layer B corrugated paper.

Strength: 1176000 PA.

Box size: 355(L)\*157(W)\*90.5(H) mm.

Printing: Black (words, warning, index)

## 12-5 Side Plank

Material: 5 Layer AB corrugated paper

Strength: 1793400 PA.

Size: 405(L)\*237(W) mm.

Fixture: 3 pieces of EPE (recyclable material).

Thickness: 20 mm.

## 12-6 Carton Description

Material: 5 Layer AB corrugated paper.


Strength: 1793400 PA.

Carton size: 558(L)\*428(W)\*264(H) mm.


Printing: Black (words, warning, index)

Specifications are subject to change without notice

## 12-7 Packing Flow



Specifications are subject to change without notice



Specifications are subject to change without notice

## 13 Solder-Reflow Condition

### 13-1 Reflow Condition

MediaTek can guarantee 3 times IR reflow based on the reflow profile (Figure 1).

Average ramp-up rate (Ts to peak): 3 °C /sec. max.

Preheat & Soak: Pb-Free 150~200 °C (SnPb Eutectic 100~150 °C) for 60~120 seconds

Liquidous temperature maintained above Pb-Free 217 °C (SnPb Eutectic 183 °C) for 60~150 seconds

Time within 5 °C of specified classification temperature: Pb-Free 30 seconds (SnPb Eutectic 20 seconds)

#### Note:

Reflow profiles in this document are for classification/preconditioning and **are not meant to specify board assembly profiles**. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed the parameters in Table 1.

For example, if Tc is 260 °C and time tp is 30 seconds, this means the following for the supplier and user.

For a supplier: The peak temperature must be at least 260 °C. The time above 255 °C must be at least 30 seconds.

For a user: The peak temperature must not exceed 260 °C. The time above 255 °C must not exceed 30 seconds.

Peak temperature: Defined in Table 2-1 and Table 2-2.

Ramp-down rate: 6 °C /sec. max.

Time 25 °C to peak temperature: Pb-Free: 8 minutes max. (SnPb Eutectic 6 minutes max.)

Time between reflows: 5 minutes minimum and 60 minutes maximum

Table 1 Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
<b>Preheat &amp; Soak</b>		
Temperature min ( $T_{smin}$ )	100 °C	150 °C
Temperature max ( $T_{smax}$ )	150 °C	200 °C
Time ( $T_{smin}$ to $T_{smax}$ ) ( $t_s$ )	60-120 seconds	60-120 seconds
Average ramp-up rate ( $T_{smax}$ to $T_p$ )	3 °C/second max.	3 °C/second max.
Liquidous temperature ( $T_L$ )	183 °C	217 °C
Time at liquidous ( $t_L$ )	60-150 seconds	60-150 seconds
Peak package body temperature ( $T_p$ )*	See classification temp in Table 4.1	See classification temp in Table 4.2
Time ( $t_p$ )** within 5 °C of the specified classification temperature ( $T_c$ )	20** seconds	30** seconds
Average ramp-down rate ( $T_p$ to $T_{smax}$ )	6 °C/second max.	6 °C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.
* Tolerance for peak profile temperature ( $T_p$ ) is defined as a supplier minimum and a user maximum.		
** Tolerance for time at peak profile temperature ( $t_p$ ) is defined as a supplier minimum and a user maximum.		

Specifications are subject to change without notice

Table 2-1 SnPb Eutectic Process - Classification Temperatures ( $T_c$ )

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> ≥350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2-2 Pb-Free Process - Classification Temperatures ( $T_c$ )

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> 350 - 2000	Volume mm <sup>3</sup> >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm - 2.5 mm	260 °C	250 °C	245 °C
>2.5 mm	250 °C	245 °C	245 °C




Figure 1 Classification Profile



Specifications are subject to change without notice

## 13-2 Pre-process and Heat Treatment

Procedure: (MRT L3)

[Package opening] → [Baking] → [Humidification] → [Reflow]

A. Conditions between each step of procedure

Be lift for duration of 2 hours or longer at temperature of 30 °C or lower and a humidity of 60% R.H. or lower.

B. Baking 125 °C, 24 hours.

C. Humidification: 30 °C, 60% R.H., 192 Hours

D. Reflow: 3 x 260 °C

## 14 Manual Solder Condition

The specimen should be in the as-delivered condition. Set the soldering iron at a temperature of 300 +/- 10 °C (at the iron bit). Place the iron and flux-cored solder in parallel with each and every terminal/lead on the back of the board for a duration which does not exceed 5 seconds without applying any mechanical stress on the component body.

It can also be applied under 350 +/- 10 °C at the iron bit within 3 seconds, please treat it carefully under such condition.

The chip can't do DIP soldering.

## 15 Storage Condition

### 15-1 Storage Duration

A. Notice the Sealing time.

B. 12 monthly and storage condition: <= 40°C , <= 90% R.H.

C. Warehouse control: First in and First out.

### 15-2 After Open the Bag

A. SMT: Should finish the SMT process within 168 hours

B. Check the humidity check card: The value should < 20% (blue), if the value >= 30% (red), it means the IC has got moisture.

C. Factory environment control: <= 30°C, <= 60% R.H.

## 16 Other

If a doubt related to the present specifications arises, the problem will be solved based on discussion between the both parties.