

# DOUBLE DATA RATE (DDR) SDRAM

# MT46V16M8 - 4 Meg x 8 x 4 banks

For the latest data sheet revisions, please refer to the Micron Web site: www.micron.com/dramds

#### **FEATURES**

- 200 MHz Clock, 400 Mb/s/p data rate
- $V_{DD} = +2.65V \pm 0.10V$
- $V_{DDO} = +2.65V \pm 0.10V$
- Bidirectional data strobe (DQS) transmitted/ received with data, i.e., source-synchronous data capture
- Internal, pipelined double-data-rate (DDR) architecture; two data accesses per clock cycle
- Differential clock inputs (CK and CK#)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; centeraligned with data for WRITEs
- DLL to align DQ and DQS transitions with CK
- Four internal banks for concurrent operation
- Data mask (DM) for masking write data
- Programmable burst lengths: 2, 4, or 8
- Concurrent Auto Precharge option supported
- Auto Refresh and Self Refresh Modes
- tRAS lockout (tRAP = tRCD)

## **GENERAL DESCRIPTION**

The DDR400 SDRAM is a high-speed CMOS, dynamic random-access memory that operates at a frequency of 200 MHz (tCK=5ns) with a peak data transfer rate of 400Mb/s. DDR400 continues to use the JEDEC standard SSTL\_2 interface and the *2n*-prefetch architecture.

The standard DDR200/DDR266 data sheets also pertain to the DDR400 device and should be referenced for a complete description of DDR SDRAM functionality and operating modes. However, to meet the faster DDR400 operating frequencies, some of the AC timing parameters, DC levels and operating temperatures are slightly tighter. This addendum data sheet will concentrate on the key differences required to support the enhanced speeds.

The Micron 128Mb data sheet provides full specifications and functionality unless specified herein.

# OPTIONS PART NUMBER

•	Configuration	
	16 Meg x 8 (4 Meg x 8 x 4 banks)	16M8
•	Plastic Package	

Plastic Package
 66-Pin TSOP TG
 (400mil with 0.65mm pin pitch)

• Timing - Cycle Time
5ns @ CL = 3<sup>(1)</sup>
-5

• Self Refresh Standard none

NOTE: 1. Supports modules with 3-4-4 timing

## CONFIGURATION

Architecture	16 Meg x 8
Configuration	4 Meg x 8 x 4 banks
Refresh Count	4K
Row Addressing	4K (A0–A11)
Bank Addressing	4 (BA0, BA1)
Column Addressing	1K (A0–A9)


## **KEY TIMING PARAMETERS**

SPEED	CLOCK RATE	DATA-OUT	ACCESS	DQS-DQ
GRADE	CL = 31	WINDOW <sup>2</sup>	WINDOW	SKEW
-5	200 MHz	2.15ns	±0.50ns	+0.35ns


**NOTE:** 1. CL = CAS (Read) Latency 2. With a 50/50 clock duty cycle



## **66-PINTSOP PACKAGE DIMENSION**



### **66-PIN TSOP PACKAGE PIN ASSIGNMENT**



#### NOTE: 1. All dimensions in millimeters.

2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.



## **PIN DESCRIPTIONS**

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
45, 46	CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQs and DQS) is referenced to the crossings of CK and CK#.
44	CKE	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any bank). CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK#, and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after VDD is applied.
24	CS#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
23, 22, 21	RAS#,CAS#, WE#	Input	Command Inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered.
47	DM	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and DQS pins.
26, 27	BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
29-32 32, 35, 36 36, 38, 39 40, 29, 41	A0, A1, A2 A3, A4, A5 A6, A7, A8 A9, A10, A11	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA0, BA1) or all banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.
2, 5, 8 11, 56, 59 62, 65	DQ0-2 DQ3-5 DQ6-7	I/O	Data Input/Output.
51	DQS	I/O	Data Strobe: Output with read data, input with write data. DQS is edge-aligned with read data, centered in write data. It is used to capture data.

(continued on next page)





# **PIN DESCRIPTIONS (continued)**

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
4, 7, 10, 13, 14, 16, 17, 20, 20, 25, 42, 43, 53, 54, 57, 60, 63	NC	-	No Connect: These pins should be left unconnected.
19, 50	DNU	-	Do Not Use: Must float to minimize noise on Vref
3, 9, 15, 55, 61	VddQ	Supply	DQ Power Supply: $\pm 2.65 \text{V} \pm 0.10 \text{V}$ . Isolated on the die for improved noise immunity.
6, 12, 52, 58, 64	VssQ	Supply	DQ Ground. Isolated on the die for improved noise immunity.
1, 18, 33	V <sub>DD</sub>	Supply	Power Supply: +2.65V ±0.10V.
4, 48, 66	Vss	Supply	Ground.
49	Vref	Supply	SSTL_2 reference voltage.






### **READ LATENCY**

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency should be set to 3 clocks, as shown in the CAS Latency Diagram and Mode Register Definition Diagram.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident with clock edge n + m.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.


## CAS Latency Diagram



Burst Length = 4 in the cases shown Shown with nominal <sup>†</sup>AC and nominal <sup>†</sup>DSDQ

TRANSITIONING DATA ON'T CARE

# Mode Register Definition Diagram



0 0 0 1 0

Valid

Normal Operation/Reset DLL All other states reserved



# 128Mb: x8 DDR400 SDRAM Addendum

## **ABSOLUTE MAXIMUM RATINGS\***

 \*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1–5, 16; refer to DDR200/266 data sheet for all notes)  $(0^{\circ}\text{C} \le T_{\Delta} \le +50^{\circ}\text{C}; \text{VDD} = +2.65\text{V} \pm 0.10\text{V}, \text{VDDQ} = +2.65\text{V} \pm 0.10\text{V})$ 

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	VDD	2.55	2.75	V	36, 41
I/O Supply Voltage	VddQ	2.55	2.75	V	36, 41, 44
I/O Reference Voltage	VREF	0.49 x VddQ	0.51 x VddQ	V	6, 44
I/O Termination Voltage (system)	VTT	VREF - 0.04	VREF + 0.04	V	7, 44
Input High (Logic 1) Voltage	Vih(dc)	VREF + 0.15	V <sub>DD</sub> + 0.3	V	28
Input Low (Logic 0) Voltage	VIL(DC)	-0.3	VREF - 0.15	V	28
INPUT LEAKAGE CURRENT Any input $0V \le V_{IN} \le V_{DD}$ , $V_{REF}$ pin $0V \le V_{IN} \le 1.35V$ (All other pins not under test = $0V$ )	lı	-2	2	μA	
OUTPUT LEAKAGE CURRENT (DQs are disabled; 0V ≤ Vout ≤ VddQ)	loz	-5	5	μA	
OUTPUT LEVELS: Full drive option - x8 High Current (Vout = VDDQ-0.373V, minimum VREF, minimum VTT)	Іон	-16.8	_	mA	37, 39
Low Current (Vout = 0.373V, maximum VREF, maximum V $\pi$ )	lol	16.8	_	mA	

## **ACINPUT OPERATING CONDITIONS**

(Notes: 1–5, 16; refer to DDR200/266 data sheet for all notes)  $(0^{\circ}\text{C} \le \text{T}_{A} \le +50^{\circ}\text{C}; \text{Vdd} = +2.65\text{V} \pm 0.10\text{V}, \text{Vdd} = +2.65\text{V} \pm 0.10\text{V})$ 

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	Vih(ac)	VREF + 0.310	ı	V	14, 28, 40
Input Low (Logic 0) Voltage	VIL(AC)	-	VREF - 0.310	V	14, 28, 40
I/O Reference Voltage	Vref(AC)	0.49 x VDDQ	0.51 x VddQ	V	6





# **CAPACITANCE (TSOP)**

(Notes: 1-5, 14-17, 33; refer to DDR200/266 data sheet for all notes) (0°C  $\leq$   $T_A$   $\leq$  70°C; VdDQ = +2.65V  $\pm0.10V,$  VdD = +2.65V  $\pm0.10V)$ 

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Delta Input/Output Capacitance:					
DQs, DQS, DM	DCıo	_	0.50	рF	13, 24
DQ0-DQ7	DCıo	_	0.50	рF	13, 24
Delta Input Capacitance: Command and Address	DC <sub>1</sub> 1	_	0.50	рF	13, 29
Delta Input Capacitance: CK, CK#	DCı2	_	0.25	рF	13, 29
Input/Output Capacitance: DQs, DQS, DM	Cio	4.0	5.0	рF	13
Input Capacitance: Command and Address	C <sub>I</sub> 1	2.0	3.0	рF	13
Input Capacitance: CK, CK#	Cı2	2.0	3.0	рF	13
Input Capacitance: CKE	Сіз	2.0	3.0	рF	13



# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 1-5, 14-17, 33; refer to DDR200/266 data sheet for all notes) (0°C  $\leq$   $T_A$   $\leq$  50°C; VdDQ = +2.65V  $\pm0.10V$ , VdD = +2.65V  $\pm0.10V$ )

ACCHARACTERISTICS		-5 (T	SOP)			
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES	
Access window of DQs from CK/CK#		<sup>t</sup> AC	-0.6	+0.6	ns	
CK high-level width		<sup>t</sup> CH	0.45	0.55	<sup>t</sup> CK	30
CK low-level width		<sup>t</sup> CL	0.45	0.55		
Clock cycle time	CL = 3	<sup>t</sup> CK	5	5	ns	45,52
DQ and DM input hold time relative to DQS		<sup>t</sup> DH	0.45	na	ns	26,31
DQ and DM input setup time relative to DQS		<sup>t</sup> DS	0.45		ns	26,31
DQ and DM input pulse width (for each input)		<sup>t</sup> DIPW	1.4		ns	31
Access window of DQS from CK/CK#		<sup>t</sup> DQSCK	-0.50	+0.50	ns	
DQS input high pulse width		<sup>t</sup> DQSH	0.4		<sup>t</sup> CK	
DQS input low pulse width		<sup>t</sup> DQSL	0.4		<sup>t</sup> CK	
DQS-DQ skew, DQS to last DQ valid, per group, per access		<sup>t</sup> DQSQ		0.35	ns	25, 26
Write command to first DQS latching transition		<sup>t</sup> DQSS	0.75	1.25	<sup>t</sup> CK	
DQS falling edge to CK rising - setup time		<sup>t</sup> DSS	0.22		<sup>t</sup> CK	
DQS falling edge from CK rising - hold time		<sup>t</sup> DSH	0.22		<sup>t</sup> CK	
Half clock period		tHP	<sup>t</sup> CH, <sup>t</sup> CL		ns	34
Data-out high-impedance window from CK/CK#		tHZ		+0.60	ns	18,42
Data-out low-impedance window from CK/CK#		<sup>t</sup> LZ	-0.60		ns	18,43
Address and control input hold time (fast slew rate)		tIH,	0.75		ns	14
Address and control input setup time (fast slew rate)		tIS,	0.75		ns	14
Address and control input hold time (slow slew rate)		tIH,	na		ns	14
Address and control input setup time (slow slew rate)		tIS,	na		ns	14
Address and control input pulse width		<sup>t</sup> IPW	1.8		ns	
LOAD MODE REGISTER command cycle time		<sup>t</sup> MRD	10		ns	
DQ-DQS hold, DQS to first DQ to go non-valid, per access		<sup>t</sup> QH	tHP - tQHS		ns	25, 26
Data Hold Skew Factor		tQHS		0.50	ns	
ACTIVE to AUTOPRECHARGE command		<sup>t</sup> RAP	20		ns	46
ACTIVE to PRECHARGE command		<sup>t</sup> RAS	40	70,000	ns	35
ACTIVE to ACTIVE/AUTO REFRESH command period		<sup>t</sup> RC	60		ns	
AUTO REFRESH command period		<sup>t</sup> RFC	70		ns	50
ACTIVE to READ or WRITE delay		<sup>t</sup> RCD	20		ns	
PRECHARGE command period		<sup>t</sup> RP	20		ns	
DQS read preamble		<sup>t</sup> RPRE	0.9	1.1	<sup>t</sup> CK	42
DQS read postamble		<sup>t</sup> RPST	0.4	0.6	<sup>t</sup> CK	
ACTIVE bank a to ACTIVE bank b command		<sup>t</sup> RRD	10		ns	
DQS write preamble		tWPRE	0.25		<sup>t</sup> CK	
DQS write preamble setup time		tWPRES	0		ns	20, 21
DQS write postamble		tWPST	0.4	0.6	<sup>t</sup> CK	19
Write recovery time		tWR	15		ns	
Internal WRITE to READ command delay		<sup>t</sup> WTR	2		<sup>t</sup> CK	
Data valid output window		na	<sup>t</sup> QH - <sup>t</sup> DQSQ		ns	25
REFRESH to REFRESH command interval		<sup>t</sup> REFC		140.6	μs	23
Average periodic refresh interval		<sup>t</sup> REFI		15.6	μs	23
Terminating voltage delay to VDD		tVTD	0		ns	
Exit SELF REFRESH to non-READ command		tXSNR	75		ns	
Exit SELF REFRESH to READ command		tXSRD	200		<sup>t</sup> CK	





8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992

Micron is a registered trademark and the Micron logo and M logo are trademarks of Micron Technology, Inc.