

# DRAM

# 1 MEG x 4 DRAM

QUAD CAS PARITY, FAST PAGE MODE

DRAM

## FEATURES

- Four independent  $\overline{\text{CAS}}$  controls, allowing individual manipulation to each of the four data Input/Output ports (DQ1 through DQ4).
- Offers a single chip solution to byte level parity for 36-bit words when using 1 Meg x 4 DRAMs for memory
- Emulates write-per-bit, at design-in level, with simplified timing constraints
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024-cycle refresh in 16ms
- Refresh modes:  $\overline{\text{RAS}}$ -ONLY,  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ , and HIDDEN
- $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  cycles with  $\overline{\text{WE}}$  as a don't care

## OPTIONS

- Timing
  - 70ns access
  - 80ns access
  - 100ns access
- Packages
  - Plastic SOJ (300mil)
  - Plastic SOJ (350mil)
- Operating Temperature, T<sub>A</sub>
  - Commercial (0°C to +70°C)

## MARKING

- 7
- 8
- 10
- DJ
- DJW
- None

## GENERAL DESCRIPTION

The MT4C4004 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. This 1 Meg x 4 DRAM is unique in that each  $\overline{\text{CAS}}$  ( $\overline{\text{CAS1}}$  through  $\overline{\text{CAS4}}$ ) controls its corresponding data I/O port in conjunction with  $\overline{\text{OE}}$  (eg.  $\overline{\text{CAS1}}$  controls DQ1 I/O port,  $\overline{\text{CAS2}}$  controls DQ2,  $\overline{\text{CAS3}}$  controls DQ3 and  $\overline{\text{CAS4}}$  controls DQ4).

The best way to view the Quad  $\overline{\text{CAS}}$  function is to imagine the  $\overline{\text{CAS}}$  inputs going into an AND gate to obtain an internally generated  $\overline{\text{CAS}}$  signal functioning in an identical manner to the single  $\overline{\text{CAS}}$  input on a standard 1 Meg x 4 DRAM device. The key difference is each  $\overline{\text{CAS}}$  controls its corresponding DQ tristate logic (in conjunction with  $\overline{\text{OE}}$  and  $\overline{\text{WE}}$ ) on the Quad CAS DRAM.

During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time.  $\overline{\text{RAS}}$  is used to latch the first 10 bits,

## PIN ASSIGNMENT (Top View)

24-Pin SOJ (E-5, E-6)

DQ1	1	28	V <sub>SS</sub>
DQ2	2	25	DQ4
$\overline{\text{WE}}$	3	24	DQ3
$\overline{\text{RAS}}$	4	23	$\overline{\text{CAS4}}$
$\overline{\text{CAS1}}$	5	22	$\overline{\text{OE}}$
$\overline{\text{CAS2}}$	6	21	$\overline{\text{CAS3}}$
A9	8	19	NC
A0	9	18	A8
A1	10	17	A7
A2	11	16	A6
A3	12	15	A5
V <sub>CC</sub>	13	14	A4

NC = Pin is a 'no connect'

and the first  $\overline{\text{CAS}}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{\text{WE}}$  input. A logic HIGH on  $\overline{\text{WE}}$  dictates READ mode while a logic LOW on  $\overline{\text{WE}}$  dictates WRITE mode.


During a WRITE cycle, data-in (D<sub>x</sub>) is latched by the falling edge of  $\overline{\text{WE}}$  or the first  $\overline{\text{CAS}}$ , whichever occurs last. If  $\overline{\text{WE}}$  goes LOW prior to the first  $\overline{\text{CAS}}$  going LOW, the output pin(s) remain open (High-Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes LOW after data reaches the output buffer, data out (Q) is activated and retains the selected cell data until the trailing edge of its corresponding  $\overline{\text{CAS}}$  occurs (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-WRITE cycle ( $\overline{\text{OE}}$  switching the device from a READ to a WRITE function). The four data inputs and four data outputs are routed through four pins using common I/O, with pin direction controlled by  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$ .

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by  $\overline{\text{RAS}}$  followed by a column address strobed-in by the first  $\overline{\text{CAS}}$ .  $\overline{\text{CAS}}$  may be toggled-in by holding  $\overline{\text{RAS}}$  LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning  $\overline{\text{RAS}}$  HIGH terminates the FAST PAGE MODE operation.

Returning  $\overline{\text{RAS}}$  and all four  $\overline{\text{CAS}}$  controls HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE,  $\overline{\text{RAS}}$ -ONLY,  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  or HIDDEN refresh) so that all 1024 combinations of  $\overline{\text{RAS}}$  addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  cycle will invoke the refresh counter for automatic and sequential row addressing.

DRAM

FUNCTIONAL BLOCK DIAGRAM  
QUAD CAS



\*NOTE: WE LOW prior to first CAS LOW, EW detection CKT output is a 1.  
First CAS LOW while WE HIGH, EW detection CKT output is a 0,  
(OE will now determine I/O).

TRUTH TABLE

Function		RAS	CASx	CASy	WE	OE	Addresses		DQx (DQy always High-Z)
							'R	'C	
Standby		H	X	X	X	X	X	X	High-Z
READ		L	L	H	H	L	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	H	L	X	ROW	COL	Valid Data In
READ-WRITE		L	L	H	H→L	L→H	ROW	COL	Valid Data Out, Data In
PAGE-MODE READ	1st Cycle	L	H→L	H	H	L	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H	H	L	n/a	COL	Valid Data Out
PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	H	L	X	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	H	L	X	n/a	COL	Valid Data In
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H	H→L	L→H	ROW	COL	Valid Data Out, Data In
	2nd Cycle	L	H→L	H	H→L	L→H	n/a	COL	Valid Data Out, Data In
HIDDEN REFRESH	READ	L→H→L	L	H	H	L	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	H	L	X	ROW	COL	Valid Data In
RAS-ONLY REFRESH		L	H	H	X	X	ROW	n/a	High-Z
CAS-BEFORE-RAS REFRESH		H→L	L	H	X	X	X	X	High-Z

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc supply relative to Vss ..... -1.0V to +7.0V  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 3, 4, 6, 7) (Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any Input (0V ≤ V <sub>IN</sub> ≤ 6.5V, all other pins not under test = 0V)	I <sub>I</sub>	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V <sub>OUT</sub> ≤ 5.5V)	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS	V <sub>OH</sub>	2.4		V	
Output High Voltage (I <sub>OUT</sub> = -5mA)					
Output Low Voltage (I <sub>OUT</sub> = 4.2mA)	V <sub>OL</sub>		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) ( $\overline{RAS} = \overline{CAS} = V_{IH}$ )	I <sub>CC1</sub>	2	2	2	mA	
STANDBY CURRENT: (CMOS) ( $\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$ )	I <sub>CC2</sub>	1	1	1	mA	26
OPERATING CURRENT: Random READ/WRITE Average power supply current ( $\overline{RAS}, \overline{CAS}$ , Address Cycling: $t_{RC} = t_{RC} (MIN)$ )	I <sub>CC3</sub>	100	90	80	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current ( $\overline{RAS} = V_{IL}$ ; $\overline{CAS}$ , Address Cycling: $t_{PC} = t_{PC} (MIN)$ )	I <sub>CC4</sub>	70	60	50	mA	3, 4
REFRESH CURRENT: $\overline{RAS}$ -ONLY Average power supply current ( $\overline{RAS}$ Cycling, $\overline{CAS} = V_{IH}$ ; $t_{RC} = t_{RC} (MIN)$ )	I <sub>CC5</sub>	100	90	80	mA	3
REFRESH CURRENT: $\overline{CAS}$ -BEFORE- $\overline{RAS}$ Average power supply current ( $\overline{RAS}, \overline{CAS}$ , Address Cycling: $t_{RC} = t_{RC} (MIN)$ )	I <sub>CC6</sub>	100	90	80	mA	3, 5

CAPACITANCE

DRAM

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C <sub>i1</sub>		5	pF	2
Input Capacitance: RAS, CAS1-4, WE, OE	C <sub>i2</sub>		7	pF	2
Input/Output Capacitance: DQ	C <sub>i0</sub>		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	<sup>1</sup> RC	130		150		180		ns	
READ-WRITE cycle time	<sup>1</sup> RWC	185		205		220		ns	
FAST-PAGE-MODE READ or WRITE cycle time	<sup>1</sup> PC	40		45		55		ns	31
FAST-PAGE-MODE READ-WRITE cycle time	<sup>1</sup> PRWC	95		100		115		ns	31
Access time from RAS	<sup>1</sup> RAC		70		80		100	ns	14
Access time from CAS	<sup>1</sup> CAC		20		20		25	ns	15, 29
Output Enable	<sup>1</sup> OE		20		20		25	ns	33
Access time from column address	<sup>1</sup> AA		35		40		50	ns	
Access time from CAS precharge	<sup>1</sup> CPA		40		45		50	ns	29
RAS pulse width	<sup>1</sup> RAS	70	100,000	80	100,000	100	100,000	ns	
RAS pulse width (FAST PAGE MODE)	<sup>1</sup> RASP	70	100,000	80	100,000	100	100,000	ns	
RAS hold time	<sup>1</sup> RSH	20		20		25		ns	27
RAS precharge time	<sup>1</sup> RP	50		60		70		ns	
CAS pulse width	<sup>1</sup> CAS	20	100,000	20	100,000	25	100,000	ns	34
CAS hold time	<sup>1</sup> CSH	70		80		100		ns	28
CAS precharge time	<sup>1</sup> CPN	10		10		15		ns	16, 32
CAS precharge time (FAST PAGE MODE)	<sup>1</sup> CP	10		10		10		ns	32
RAS to CAS delay time	<sup>1</sup> RCD	20	50	20	60	25	75	ns	17, 27
CAS to RAS precharge time	<sup>1</sup> CRP	5		5		5		ns	28
Row address setup time	<sup>1</sup> ASR	0		0		0		ns	
Row address hold time	<sup>1</sup> RAH	10		10		15		ns	
RAS to column address delay time	<sup>1</sup> RAD	15	35	15	40	20	50	ns	18
Column address setup time	<sup>1</sup> ASC	0		0		0		ns	27
Column address hold time	<sup>1</sup> CAH	15		15		20		ns	27
Column address hold time (referenced to RAS)	<sup>1</sup> AR	55		60		70		ns	
Column address to RAS lead time	<sup>1</sup> RAL	35		40		50		ns	
Read command setup time	<sup>1</sup> RCS	0		0		0		ns	27
Read command hold time (referenced to CAS)	<sup>1</sup> RCH	0		0		0		ns	19, 28
Read command hold time (referenced to RAS)	<sup>1</sup> RRH	0		0		0		ns	19
CAS to output in Low-Z	<sup>1</sup> CLZ	0		0		0		ns	29

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = 5.0V ± 10%)


**DRAM**

A.C. CHARACTERISTICS PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Output buffer turn-off delay	t <sub>OFF</sub>	0	20	0	20	0	20	ns	20, 29, 38
Output disable	t <sub>OD</sub>		20		20		20	ns	34, 38
WE command setup time	t <sub>WCS</sub>	0		0		0		ns	21, 27
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	36
Write command hold time (referenced to RAS)	t <sub>WCR</sub>	55		60		75		ns	
Write command pulse width	t <sub>WP</sub>	15		15		20		ns	
Write command to RAS lead time	t <sub>RWL</sub>	20		20		25		ns	
Write command to CAS lead time	t <sub>CWL</sub>	20		20		25		ns	28
Data-In setup time	t <sub>DS</sub>	0		0		0		ns	22, 29
Data-In hold time	t <sub>DH</sub>	15		15		20		ns	22, 29
Data-In hold time (referenced to RAS)	t <sub>DHR</sub>	55		60		75		ns	
RAS to WE delay time	t <sub>RWD</sub>	100		110		130		ns	21
Column address to WE delay time	t <sub>AWD</sub>	65		70		80		ns	21
CAS to WE delay time	t <sub>CWD</sub>	50		55		60		ns	21, 27
Transition time (rise or fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t <sub>REF</sub>		16		16		16	ms	
RAS to CAS precharge time	t <sub>RPC</sub>	0		0		0		ns	
CAS setup time (CAS-BEFORE-RAS refresh)	t <sub>CSR</sub>	10		10		10		ns	5, 27
CAS hold time (CAS-BEFORE-RAS refresh)	t <sub>CHR</sub>	15		15		15		ns	5, 28
Last CAS going LOW to first CAS to return HIGH	t <sub>CLCH</sub>	10		10		10		ns	30
OE hold time from WE during READ-MODIFY-WRITE cycle	t <sub>OEH</sub>	20		20		20		ns	37
OE setup prior to RAS during HIDDEN refresh cycle	t <sub>ORD</sub>	0		0		0		ns	


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = I^{dt}/dv$  with  $dv = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial 100 $\mu$ s pause is required after power-up followed by eight  $\overline{RAS}$  refresh cycles ( $\overline{RAS}$ -ONLY or CBR) before proper device operation is assured. The eight  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  (MIN) and  $V_{IL}$  (MAX) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS}_x = V_{IH}$ , data output ( $Q_x$ ) is high impedance.
12. If  $\overline{CAS}_x = V_{IL}$ ,  $Q_x$  may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that  $t_{RCD} < t_{RCD} (MAX)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD} (MAX)$ .
16. If at least one  $\overline{CAS}$  is LOW at the falling edge of  $\overline{RAS}$ ,  $Q$  will be maintained from the previous cycle. To initiate a new cycle and clear the  $Q$  buffer, all four  $\overline{CAS}$  controls must be pulsed HIGH for  $t_{CPN}$ .
17. Operation within the  $t_{RCD} (MAX)$  limit ensures that  $t_{RAC} (MAX)$  can be met.  $t_{RCD} (MAX)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD} (MAX)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD} (MAX)$  limit ensures that  $t_{RCD} (MAX)$  can be met.  $t_{RAD} (MAX)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD} (max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF} (MAX)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in EARLY-WRITE and READ-WRITE cycles only. If  $t_{WCS} \geq t_{WCS} (min)$ , the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD} (MIN)$ ,  $t_{AWD} \geq t_{AWD} (MIN)$  and  $t_{CWD} \geq t_{CWD} (MIN)$ , the cycle is a READ-WRITE cycle, and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate.  $\overline{OE}$  held HIGH and  $\overline{WE}$  taken LOW after  $\overline{CAS}$  goes LOW results in a LATE-WRITE ( $\overline{OE}$  controlled) cycle. (at access time and until  $\overline{CAS}$  or  $\overline{OE}$  goes back to  $V_{IH}$ )
22. These parameters are referenced to  $\overline{CAS}_x$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. If  $\overline{OE}$  is tied permanently LOW, READ-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case,  $\overline{WE} = LOW$  and  $\overline{OE} = HIGH$ .
25. One to three  $\overline{CAS}$  controls may be HIGH throughout any given  $\overline{CAS}$  cycle, even though the timing waveforms show all  $\overline{CAS}$  controls going LOW. If any one does go LOW, it must meet all the timing requirements listed or the data for that I/O buffer may be invalid. At least one of the four  $\overline{CAS}$  controls must be LOW for a valid  $\overline{CAS}$  cycle to occur.
26. All other inputs at  $V_{CC} - 0.2V$ .
27. The first  $\overline{CAS}_x$  edge to transition LOW.
28. The last  $\overline{CAS}_x$  edge to transition HIGH.
29. Output parameter ( $DQ_x$ ) is referenced to corresponding  $\overline{CAS}_x$  input;  $DQ_1$  by  $\overline{CAS}_1$ ,  $DQ_2$  by  $\overline{CAS}_2$ , etc.
30. Last falling  $\overline{CAS}_x$  edge to first rising  $\overline{CAS}_x$  edge.
31. Last rising  $\overline{CAS}_x$  edge to next cycle's last rising  $\overline{CAS}_x$  edge.
32. Last rising  $\overline{CAS}_x$  edge to first falling  $\overline{CAS}_x$  edge.
33. First  $DQ_x$  controlled by the first  $\overline{CAS}_x$  to go LOW.
34. Last  $DQ_x$  controlled by the last  $\overline{CAS}_x$  to go HIGH.
35. Each  $\overline{CAS}_x$  must meet minimum pulse width.
36. Last  $\overline{CAS}_x$  to go LOW.
37. LATE-WRITE and READ-MODIFY-WRITE cycles must have both  $t_{OD}$  and  $t_{OEH}$  met ( $\overline{OE}$  HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The  $DQ_s$  will provide the previously read data if  $\overline{CAS}$  remains LOW and  $\overline{OE}$  is taken back LOW after  $t_{OEH}$  is met. If the last  $\overline{CAS}_x$  goes HIGH prior to  $\overline{OE}$  going back LOW, the  $DQ_s$  will remain open.
38. The  $DQ_s$  open during READ cycles once  $t_{OD}$  or  $t_{OFF}$  occur. If the last  $\overline{CAS}_x$  goes HIGH first,  $\overline{OE}$  becomes a don't care. If  $\overline{OE}$  goes HIGH and  $\overline{CAS}_x$  stays LOW,  $\overline{OE}$  is not a don't care; and the  $DQ_s$  will provide the previously read data if  $\overline{OE}$  is taken back LOW (while  $\overline{CAS}_x$  remains LOW).




READ CYCLE



EARLY-WRITE CYCLE




OE = DON'T CARE

-  DON'T CARE
-  UNDEFINED
-  FIRST TO LAST CAS TO TRANSITION  
(minimum of 1, maximum of 4)




T-46-23-17

### READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)



### FAST-PAGE-MODE READ CYCLE



- DON'T CARE
- UNDEFINED
- FIRST TO LAST CAS TO TRANSITION  
(minimum of 1, maximum of 4)

DRAM






**MICRON**

**MT4C4004**


T-46-23-17

DRAM


**RAS-ONLY REFRESH CYCLE**  
(ADDR = A<sub>0</sub> - A<sub>8</sub>; WE and OE = DON'T CARE)



**CAS-BEFORE-RAS REFRESH CYCLE**  
(A<sub>0</sub> - A<sub>8</sub>, WE and OE = DON'T CARE)



**HIDDEN REFRESH CYCLE**  
(WE = HIGH, OE = LOW)<sup>24</sup>



- DON'T CARE
- UNDEFINED
- FIRST TO LAST CAS TO TRANSITION  
(minimum of 1, maximum of 4)

MICRON

MT4C4004

T-46-23-17

DRAM


**QUAD CAS MODULE UPGRADE**

The MT4C4004 (Quad CAS DRAM) was developed to supersede the 1 Meg DRAMs used in the current 1 Meg and 2 Meg x 36 DRAM modules and to add leading-edge CMOS performance. The MT4C4004 is a 1 Meg x 4 CMOS FAST-PAGE-MODE DRAM with four CAS input controls. The four individual CAS inputs allow each I/O buffer (DQ) to be separately controlled, just as if there were four separate 1 Meg x 1 DRAMs. Most 1 Meg x 1 DRAMs use older CMOS technology and do not have the access speeds of the newer CMOS 4 Meg (1 Meg x 4).

The MT4C4004 will reduce chip count on a x36 module; improving reliability, reducing power consumption and

lowering cost. The 1 Meg x 36 will have four 1 Meg x 1 DRAMs replaced by either one or two Quad CAS DRAMs, depending on whether RAS0 and RAS1 must be separate or can be connected together. The 2 Meg x 36 will have eight 1 Meg x 1 DRAMs replaced by either two or four Quad CAS DRAMs, depending on whether RAS0, RAS1, RAS2, and RAS3 must be split or can be connected together.

The current 1 Meg x 36 DRAM Module is shown with 256K x 1 DRAMs in Figure 1 below. Figures 2 and 3 show how the same module will be realized with the Quad CAS DRAM for both the split RAS (Figure 2) and the common RAS (Figure 3) modules.



U1, U2, U4, U5, U7, U8, U10, U11 = MT4C4256DJ  
 U3, U6, U9, U12 = MT1259EJ

**Figure 1**  
**1 MEG x 36 WITH 1 MEG x 1 FOR PARITY BIT**




MT4C4004

T-46-23-17

QUAD CAS ENHANCED x36 MODULES

DRAM



U1, U2, U4, U5, U6, U7, U8, U9 = MT4C4256DJ  
 U3 = MT4C4259EJ

**Figure 2**  
**1 MEG x 36 WITH QUAD CAS FOR PARITY BIT AND SPLIT RAS CONTROL**


**MICRON**

**MT4C4004**

T-46-23-17

**QUAD CAS ENHANCED x36 MODULES**

**DRAM**



U1, U2, U4-U9 = MT4C4256DJ  
 U3 = MT4C4259EJ

**Figure 3**  
**1 MEG x 36 WITH QUAD CAS FOR PARITY BIT AND COMMON RAS CONTROL**