## Features

- Internal control latches and address decoder
- Short set-up and hold times
- Wide operating voltage: 4.5 V to 14.5 V
- 14Vpp analog signal capability
- $R_{\mathrm{ON}} 65 \Omega$ max. @ $\mathrm{V}_{\mathrm{DD}}=14 \mathrm{~V}, 25^{\circ} \mathrm{C}$
- $\Delta \mathrm{R}_{\mathrm{ON}} \leq 10 \Omega @ \mathrm{~V}_{\mathrm{DD}}=14 \mathrm{~V}, 25^{\circ} \mathrm{C}$
- Full CMOS switch for low distortion
- Minimum feedthrough and crosstalk
- Low power consumption ISO-CMOS technology


## Applications

- PBX systems
- Mobile radio
- Test equipment /instrumentation
- Analog/digital multiplexers
- Audio/Video switching

ISSUE 5

## Ordering Information

MT8812AC 40 Pin Ceramic DIP
MT8812AE 40 Pin Plastic DIP
MT8812AP 44 Pin PLCC
$0^{\circ}$ to $70^{\circ} \mathrm{C}$

## Description

The Mitel MT8812 is fabricated in MITEL's ISOCMOS technology providing low power dissipation and high reliability. The device contains a $8 \times 12$ array of crosspoint switches along with a 7 to 96 line decoder and latch circuits. Any one of the 96 switches can be addressed by selecting the appropriate seven input bits. The selected switch can be turned on or off by applying a logical one or zero to the DATA input.


Figure 1 - Functional Block Diagram


Figure 2 - Pin Connections

## Pin Description

| Pin \#* | Name | Description |
| :---: | :---: | :---: |
| 1 | Y3 | Y3 Analog (Input/Output): this is connected to the Y3 column of the switch array. |
| 2 | AY2 | Y2 Address Line (Input). |
| 3 | RESET | Master RESET (Input): this is used to turn off all switches. Active High. |
| 4,5 | AX3,AX0 | X3 and X0 Address Lines (Inputs). |
| 6,7 | NC | No Connection. |
| 8-13 | X6-X11 | X6-X11 Analog (Inputs/Outputs): these are connected to the X6-X11 rows of the switch array. |
| 14 | NC | No Connection. |
| 15 | Y7 | Y7 Analog (Input/Output): this is connected to the Y7 column of the switch array. |
| 16 | NC | No Connection. |
| 17 | Y6 | Y6 Analog (Input/Output): this is connected to the Y6 column of the switch array. |
| 18 | STROBE | STROBE (Input): enables function selected by address and data. Address must be stable before STROBE goes high and DATA must be stable on the falling edge of the STROBE. Active High. |
| 19 | Y5 | Y5 Analog (Input/Output): this is connected to the Y5 column of the switch array. |
| 20 | $\mathrm{V}_{\mathrm{SS}}$ | Ground Reference. |
| 21 | Y4 | Y4 Analog (Input/Output): this is connected to the Y4 column of the switch array. |
| 22, 23 | AX1,AX2 | X1 and X2 Address Lines (Inputs). |
| 24, 25 | AY0,AY1 | Y0 and Y1 Address Lines (Inputs). |
| 26, 27 | NC | No Connection. |
| 28-33 | X5-X0 | X5-X0 Analog (Inputs/Outputs): these are connected to the X5-X0 rows of the switch array. |
| 34 | NC | No Connection. |
| 35 | Y0 | Y0 Analog (Input/Output): this is connected to the Y0 column of the switch array. |
| 36 | NC | No Connection. |
| 37 | Y1 | Y1 Analog (Input/Output): this is connected to the Y1 column of the switch array. |
| 38 | DATA | DATA (Input): a logic high input will turn on the selected switch and a logic low will turn off the selected switch. Active High. |
| 39 | Y2 | Y2 Analog (Input/Output): this is connected to the Y2 column of the switch array. |
| 40 | $\mathrm{V}_{\mathrm{DD}}$ | Positive Power Supply. |

## Functional Description

The MT8812 is an analog switch matrix with an array size of $8 \times 12$. The switch array is arranged such that there are 8 columns by 12 rows. The columns are referred to as the Y input/output lines and the rows are the $X$ input/output lines. The crosspoint analog switch array will interconnect any $X$ line with any $Y$ line when turned on and provide a high degree of isolation when turned off. The control memory consists of a 96 bit write only RAM in which the bits are selected by the address input lines (AY0-AY2, AX0-AX3). Data is presented to the memory on the DATA input line. Data is asynchro-nously written into memory whenever the STROBE input is high and is latched on the falling edge of STROBE. A logical "1" written into a memory cell turns the corresponding crosspoint switch on and a logical "0" turns the crosspoint off. Only the crosspoint switches corresponding to the addressed memory location are altered when data is written into memory. The remaining switches retain their previous states. Any combination of $X$ and $Y$ lines can be interconnected by establishing appropriate patterns in the control memory. A logical " 1 " on the RESET input line will asynchronously return all memory locations to logical " 0 " turning off all crosspoint switches.

## Address Decode

The seven address lines along with the STROBE input are logically ANDed to form an enable signal for the resettable transparent latches. The DATA input is buffered and is used as the input to all latches. To write to a location, RESET must be low while the address and data lines are set up. Then the STROBE input is set high and then low causing the data to be latched. The data can be changed while STROBE is high, however, the corresponding switch will turn on and off in accordance with the data. Data must be stable on the falling edge of STROBE in order for correct data to be written to the latch.

Absolute Maximum Ratings** Voltages are with respect to $\mathrm{V}_{\mathrm{ss}}$ unless otherwise stated.

|  | Parameter |  | Symbol | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Supply Voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{SS}} \end{aligned}$ | $\begin{aligned} & -0.3 \\ & -0.3 \end{aligned}$ | $\begin{gathered} 16.0 \\ \mathrm{~V}_{\mathrm{DD}^{+0.3}} \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| 2 | Analog Input Voltage |  | $V_{\text {INA }}$ | -0.3 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| 3 | Digital Input Voltage |  | $\mathrm{V}_{\text {IN }}$ | $\mathrm{V}_{\text {SS }}-0.3$ | $\mathrm{V}_{\text {DD }}+0.3$ | V |
| 4 | Current on any I/O Pin |  | 1 |  | $\pm 15$ | mA |
| 5 | Storage Temperature |  | $\mathrm{T}_{\mathrm{S}}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| 6 | Package Power Dissipation | $\begin{aligned} & \text { PLASTIC DIP } \\ & \text { CERDIP } \end{aligned}$ | $\begin{aligned} & P_{D} \\ & P_{D} \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \mathrm{W} \\ & \mathrm{~W} \end{aligned}$ |

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to $\mathrm{V}_{\text {Ss }}$ unless otherwise stated.

|  | Characteristics | Sym | Min | Typ | Max | Units | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Operating Temperature | $\mathrm{T}_{\mathrm{O}}$ | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |  |
| 2 | Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 4.5 |  | 14.5 | V |  |
| 3 | Analog Input Voltage | $\mathrm{V}_{\text {INA }}$ | $\mathrm{V}_{\mathrm{SS}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |  |
| 4 | Digital Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{SS}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |  |

DC Electrical Characteristics ${ }^{\dagger}$. Voltages are with respect to $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=14 \mathrm{~V}$ unless otherwise stated.

|  | Characteristics | Sym | Min | Typ ${ }^{\ddagger}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Quiescent Supply Current | IDD |  | 1 | 100 | $\mu \mathrm{A}$ | All digital inputs at $\mathrm{V}_{I N}=\mathrm{V}_{\mathrm{SS}}$ or $V_{D D}$ |
|  |  |  |  | 7 | 15 | mA | All digital inputs at $\mathrm{V}_{\mathrm{IN}^{\prime}}=2.4 \mathrm{~V}$ |
| 2 | Off-state Leakage Current (See G. 9 in Appendix) | $\mathrm{l}_{\text {OFF }}$ |  | $\pm 1$ | $\pm 500$ | nA | $\mathrm{IV}_{\mathrm{Xi}}-\mathrm{V}_{\mathrm{Yj}} \mathrm{I}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ See Appendix, Fig. A. 1 |
| 3 | Input Logic "0" level | $\mathrm{V}_{\text {IL }}$ |  |  | 0.8 | V |  |
| 4 | Input Logic "1" level | $\mathrm{V}_{\mathrm{IH}}$ | 2.4 |  |  | V |  |
| 5 | Input Leakage (digital pins) | ILEAK |  | 0.1 | 10 | $\mu \mathrm{A}$ | All digital inputs at $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ |

$\dagger$ DC Electrical Characteristics are over recommended temperature range.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only; not guaranteed and not subject to production testing.
DC Electrical Characteristics- Switch Resistance $-\mathrm{v}_{\mathrm{DC}}$ is the external DC offset applied at the analog $/ / 0$ pins.

|  | Characteristics | Sym | $25^{\circ} \mathrm{C}$ |  | $60^{\circ} \mathrm{C}$ |  | $70^{\circ} \mathrm{C}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Max | Typ | Max | Typ | Max |  |  |
| 1 | On-state $\mathrm{V}_{\mathrm{DD}}=14 \mathrm{~V}$ <br> Resistance $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ <br>  $\mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}$ <br>  $\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ <br> (See G.1, G.2, G .3 in <br> Appendix)  | $\mathrm{R}_{\text {ON }}$ | $\begin{array}{\|c\|} \hline 45 \\ 60 \\ 65 \\ 145 \\ \hline \end{array}$ | $\begin{gathered} \hline 65 \\ 85 \\ 95 \\ 220 \end{gathered}$ |  |  |  | $\begin{gathered} \hline 75 \\ 95 \\ 110 \\ 260 \end{gathered}$ | $\begin{aligned} & \hline \Omega \\ & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DC}}=\mathrm{V}_{\mathrm{DD}} / 2, \\ & \mid \mathrm{V}_{\mathrm{xi}^{\prime}} \mathrm{V}_{\mathrm{V}_{\mathrm{j}} \mathrm{I}} \mathrm{=0.4} \mathrm{~V} \end{aligned}$ <br> See Appendix, Fig. A. 2 |
| 2 | Difference in on-state resistance between two switches <br> (See G. 4 in Appendix) | $\Delta \mathrm{R}_{\text {ON }}$ | 5 | 10 |  | 10 |  | 10 | $\Omega$ | See Appendix, Fig. A. 2 |

AC Electrical Characteristics ${ }^{\dagger}$ - Crosspoint Performance $-V_{D C}$ is the external $D C$ offset applied at the analog $\mathrm{I} / \mathrm{O}$ pins. Voltages are with respect to $\mathrm{V}_{\mathrm{DD}}=7 \mathrm{~V}, \mathrm{~V}_{\mathrm{DC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-7 \mathrm{~V}$, unless otherwise stated.

|  | Characteristics | Sym | Min | Typ ${ }^{\ddagger}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Switch I/O Capacitance | $\mathrm{C}_{\text {S }}$ |  | 20 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| 2 | Feedthrough Capacitance | $\mathrm{C}_{\mathrm{F}}$ |  | 0.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| 3 | Frequency Response Channel "ON" 20LOG $\left(\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{Xi}}\right)=-3 \mathrm{~dB}$ | $\mathrm{F}_{3 \mathrm{~dB}}$ |  | 45 |  | MHz | Switch is "ON"; $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ <br> sinewave; $R_{L}=1 \mathrm{k} \Omega$ <br> See Appendix, Fig. A. 3 |
| 4 | Total Harmonic Distortion (See G.5, G. 6 in Appendix) | THD |  | 0.01 |  | \% | Switch is "ON"; $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ <br> sinewave $\mathrm{f}=1 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |
| 5 | Feedthrough <br> Channel "OFF" <br> Feed. $=20 \mathrm{LOG}\left(\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{Xi}}\right)$ <br> (See G. 8 in Appendix) | FDT |  | -95 |  | dB | All Switches "OFF"; $\mathrm{V}_{\text {INA }}=$ <br> 2Vpp sinewave $\mathrm{f}=1 \mathrm{kHz}$; $R_{L}=1 k \Omega$. <br> See Appendix, Fig. A. 4 |
| 6 | Crosstalk between any two channels for switches Xi-Yi and $\mathrm{Xj}_{\mathrm{j}} \mathrm{Y} \mathrm{j}$. <br> Xtalk $=20 \mathrm{LOG}\left(\mathrm{V}_{\mathrm{Yj}} / V_{\mathrm{Xi}_{\mathrm{i}}}\right)$. <br> (See G. 7 in Appendix). | $\mathrm{X}_{\text {talk }}$ |  | -45 |  | dB | $V_{\text {INA }}=2 \mathrm{Vpp}$ sinewave $f=10 \mathrm{MHz} ; \mathrm{R}_{\mathrm{L}}=75 \Omega$. |
|  |  |  |  | -90 |  | dB | $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ sinewave <br> $\mathrm{f}=10 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=600 \Omega$. |
|  |  |  |  | -85 |  | dB | $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ sinewave <br> $\mathrm{f}=10 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$. |
|  |  |  |  | -80 |  | dB | $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ sinewave $\mathrm{f}=1 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text {. }$ <br> Refer to Appendix, Fig. A. 5 for test circuit. |
| 7 | Propagation delay through switch | $t_{\text {PS }}$ |  |  | 30 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |

$\dagger$ Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only; not guaranteed and not subject to production testing.
Crosstalk measurements are for Plastic DIPS only, crosstalk values for PLCC packages are approximately 5dB better.
AC Electrical Characteristics ${ }^{\dagger}$ - Control and I/O Timings $-\mathrm{V}_{\mathrm{DC}}$ is the external DC offset applied at the analog $\mathrm{I} / \mathrm{O}$ pins. Voltages are with respect to $\mathrm{V}_{\mathrm{DD}}=7 \mathrm{~V}, \mathrm{~V}_{\mathrm{DC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-7 \mathrm{~V}$, unless otherwise stated.

|  | Characteristics | Sym | Min | Typ ${ }^{\ddagger}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Control Input crosstalk to switch (for CS, DATA, STROBE, Address) | $\mathrm{CX}_{\text {talk }}$ |  | 30 |  | mVpp | $\begin{array}{\|l} \hline \mathrm{V}_{I N}=3 \mathrm{~V}+\mathrm{V}_{\mathrm{DC}} \text { squarewave; } \\ \mathrm{R}_{\mathrm{IN}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega . \\ \text { See Appendix, Fig. A. } 6 \\ \hline \end{array}$ |
| 2 | Digital Input Capacitance | $\mathrm{C}_{\mathrm{DI}}$ |  | 10 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| 3 | Switching Frequency | $\mathrm{F}_{\mathrm{O}}$ |  |  | 20 | MHz |  |
| 4 | Setup Time DATA to STROBE | $\mathrm{t}_{\mathrm{DS}}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (1) |
| 5 | Hold Time DATA to STROBE | $\mathrm{t}_{\mathrm{DH}}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (1) |
| 6 | Setup Time Address to STROBE | $\mathrm{t}_{\mathrm{AS}}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (1) |
| 7 | Hold Time Address to STROBE | $t_{\text {AH }}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (1) |
| 8 | STROBE Pulse Width | $\mathrm{t}_{\text {SPW }}$ | 20 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (1) |
| 9 | RESET Pulse Width | trpw | 40 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (1) |
| 10 | STROBE to Switch Status Delay | $t_{s}$ |  | 40 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (1) |
| 11 | DATA to Switch Status Delay | $\mathrm{t}_{\mathrm{D}}$ |  | 50 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (1) |
| 12 | RESET to Switch Status Delay | $t_{R}$ |  | 35 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (1) |

$\dagger$ Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
Digital Input rise time (tr) and fall time (tf) $=5 \mathrm{~ns}$.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only; not guaranteed and not subject to production testing.
(1) Refer to Appendix, Fig. A. 7 for test circuit.


Figure 3 - Control Memory Timing Diagram

* See Appendix, Fig. A. 7 for switching waveform

| AX0 | AX1 | AX2 | AX3 | AYO | AY1 | AY2 | Connection |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | X0-Y0 X1-Y0 X2-Y0 X3-Y0 X4-Y0 X5-Y0 No Connection (1) No Connection X6-Y0 X7-Y0 X8-Y0 X9-Y0 X10-Y0 X11-Y0 No Connection ${ }^{(1)}$ (1) |
| $\begin{aligned} & \hline 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \downarrow \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{gathered} \mathrm{X} 0-\mathrm{Y} 1 \\ \downarrow \downarrow \\ \mathrm{X} 11-\mathrm{Y} 1 \end{gathered}$ |
| $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 0 \end{aligned}$ |  |
| $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{gathered} \mathrm{X} 0-\mathrm{Y} 3 \\ \downarrow \downarrow \\ \mathrm{X} 11-\mathrm{Y} 3 \end{gathered}$ |
| $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $1$ | $\begin{gathered} \mathrm{XO}-\mathrm{Y} 4 \\ \downarrow \downarrow \\ \mathrm{X} 11-\mathrm{Y} 4 \end{gathered}$ |
| $\begin{aligned} & \hline 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{gathered} \mathrm{XO} \mathrm{Y} 5 \\ \downarrow \downarrow \\ \mathrm{X} 11-\mathrm{Y} 5 \end{gathered}$ |
| $\begin{aligned} & \hline 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{gathered} \mathrm{XO}-\mathrm{Y} 6 \\ \downarrow \downarrow \\ \mathrm{X} 11-\mathrm{Y} 6 \end{gathered}$ |
| $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{gathered} \mathrm{XO}-\mathrm{Y} 7 \\ \downarrow \downarrow \\ \mathrm{X} 11-\mathrm{Y} 7 \end{gathered}$ |

Table 1. Address Decode Truth Table
(1) This address has no effect on device status.

