

MX27C8111

8M-BIT [1M x8/512K x16] CMOS OTP ROM WITH PAGE MODE

FEATURES

- With Page Mode function, 8-word/16-byte page
- 1M x 8 or 512K x 16 organization
- +12.5V programming voltage
- Fast access time:90/100/120/150 ns
- Page mode access time 50/60/75 ns
- Totally static operation

- Completely TTL compatible
- · Operating current: 60mA
- Standby current: 100uA
- Package type:
 - 42 pin plastic DIP
 - 44 pin SOP

GENERAL DESCRIPTION

The MX27C8111 is a 8M-bit, One Time Programmable Read Only Memory with page mode. It is organized as 1M x 8 or 512K x 16, operates from a single + 5 volt supply, has a static standby mode, and features fast single address location programming. All programming signals are TTL levels, requiring a single pulse. For programming outside from the system, existing EPROM programmers may be used. The MX27C8111 supports a intelligent fast programming algorithm which can result in programming time of less than two minutes.

MX27C8111 provides Page Read Access Mode which can greatly reduce the read access time. Normal read access time and Page Mode read access time is as fast as 90/50ns. It is designed to be compatible with all microprocessors and similar applications in which high perofmrance, large bit storage and simple interfacing are important design considerations.

This One Time Programmable Read Only Memory is packaged in industry standard 42 pin dual-in-line plastic package and 44 pin SOP packages.

PIN CONFIGURATIONS PDIP

A18 □	1		42	□ NC
A17 □	2		41	□ A8
A7 🗆	3		40	□ A9
A6 🗆	4		39	☐ A10
A5 🗆	5		38	☐ A11
A4 🗆	6		37	☐ A12
A3 🗆	7		36	☐ A13
A2 🗆	8	_	35	□ A14
A1 🗆	9	MX27C8111	34	☐ A15
A0 🗆	10	ò	33	□ A16
CE _	11	7	32	BYTE/VPP
GND □	12	×	31	☐ GND
Œ _	13	Σ	30	☐ Q15/A-1
Q0 🗆	14		29	□ Q7
Q8 🗀	15		28	□ Q14
Q1 _	16		27	□ Q6
Q9 🗀	17		26	□ Q13
Q2 _	18		25	□ Q5
Q10 _	19		24	□ Q12
Q3 _	20		23	□ Q4
Q11 _	21		22	∨cc

SOP


	_					NC
NC	Ч	0		44	H	NC
A18	디	2		43	P	NC
A17	\Box	3		42	Þ	A8
A7	ㅁ	4		41	Þ	A9
A6	ㅁ	5		40	Þ	A10
A5	╡	6		39	Þ	A11
A4	ᄅ	7		38	Þ	A12
A3	ㅁ	8		37	Þ	A13
A2	ㄷ	9	MX27C8111	36	Þ	A14
A1	ᄅ	10	81	35	Þ	A15
A0	ㅁ	11	Ω	34	Þ	A16
CE	ㄷ	12	27	33	Þ	BYTE/VPP
GND	ㄷ	13	₹	32	Þ	GND
OE	ㅁ	14	_	31	Þ	Q15/A1
Q0	ㄷ	15		30	Þ	Q7
Q8	덕	16		29	Þ	Q14
Q1	덕	17		28	Þ	Q6
Q9	ㅁ	18		27	Þ	Q13
Q2	ㅁ	19		26	Þ	Q5
Q10	딕	20		25	P	Q12
Q3	덕	21		24	P	Q4
Q11	뎍	22		23	P	VCC



PIN DESCRIPTION

SYMBOL	PIN NAME
A0~A18	Address Input
Q0~Q14	Data Input/Output
CE	Chip Enable Input
ŌĒ	Output Enable Input
BYTE/VPP	Word/Byte Selection
	/Program Supply Voltage
Q15/A-1	Q15(Word mode)/
	LSB addr. (Byte mode)
VCC	Power Supply Pin (+5V)
GND	Ground Pin

BLOCK DIAGRAM



TRUTH TABLE OF BYTE FUNCTION

BYTE MODE(BYTE = GND)

CE	ŌĒ	Q15/A-1	MODE	Q0-Q7	SUPPLY CURRENT
Н	Х	Х	Non selected	High Z	Standby(ICC2)
L	Н	Х	Non selected	High Z	Operating(ICC1)
L	L	A-1 input	Selected	DOUT	Operating(ICC1)

WORD $MODE(\overline{BYTE} = VCC)$

CE	OE	Q15/A-1	MODE	Q0-Q14	SUPPLY CURRENT
Н	Х	High Z	Non selected	High Z	Standby(ICC2)
L	Н	High Z	Non selected	High Z	Operating(ICC1)
L	L	DOUT	Selected	DOUT	Operating(ICC1)

NOTE: X = H or L



FUNCTIONAL DESCRIPTION

THE PROGRAMMING OF THE MX27C8111

When the MX27C8111 is delivered, the chip has all 8M bits in the "ONE" or HIGH state. "ZEROs" are loaded into the MX27C8111 through the procedure of programming.

For programming, the data to be programmed is applied with 16 bits in parallel to the data pins.

Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp. When programming an MXIC One Time Programmable Read Only Memory, a 0.1uF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.

FAST PROGRAMMING

The device is set up in the fast programming mode when the programming voltage VPP = 12.75V is applied, with VCC = 6.25 V and \overline{OE} = VIH (Algorithm is shown in Figure 1). The programming is achieved by applying a single TTL low level 50us pulse to the \overline{CE} input after addresses and data line are stable. If the data is not verified, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the device. When the programming mode is completed, the data in all address is verified at VCC = VPP = 5V \pm 10%.

PROGRAM INHIBIT MODE

Programming of multiple MX27C8111's in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for \overline{CE} and \overline{OE} , all like inputs of the parallel MX27C8111 may be common. A \overline{TTL} low-level program pulse applied to an MX27C8111 \overline{CE} input with $\overline{VPP} = 12.5 \pm 0.5 \ V$ will program the MX27C8111. A high-level \overline{CE} input inhibits the other MX27C8111s from being programmed.

PROGRAM VERIFY MODE

Verification should be performed on the programmed bits to determine that they were correctly <u>programmed</u>. The verification should be performed with OE at VIL, CE

at VIH, VPP at its programming voltage.

AUTO IDENTIFY MODE

The auto identify mode allows the reading out of a binary code from an One Time Programmable Read Only Memory that will identify its manufacturer and device type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25 ℃±5 ℃ ambient temperature range that is required when programming the MX27C8111.

To activate this mode, the programming equipment must force $12.0\pm0.5\,\text{V}$ on address line A9 of the device. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto identify mode.

Byte 0 (A0 = VIL) represents the manufacturer code, and byte 1 (A0 = VIH), the device identifier code. For the MX27C8111, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (Q15) defined as the parity bit.

READ MODE

The MX27C8111 provides page mode with 8 words/16 bytes per page. In order to get the benefit of fast page read, the user should keep chip enable (\overline{CE}) low and toggle address A0~A2 in word mode or A-1~A2 in byte mode. Page Read access time (tPA) is equal to the delay from address stable to data output. It is twice as fast as normal tACC and is highly recommended.

WORD-WIDE MODE

With BYTE/VPP at VCC \pm 0.2V outputs Q0-7 present data Q0-7 and outputs Q8-15 present data Q8-15, after \overline{CE} and \overline{OE} are appropriately enabled.

BYTE-WIDE MODE

With $\overline{\text{BYTE}}/\text{VPP}$ at GND \pm 0.2V, outputs Q8-15 are tristated. If Q15/A-1 = VIH, outputs Q0-7 present data bits



Q8-15. If Q15/A-1 = VIL, outputs Q0-7 present data bits Q0-7.

STANDBY MODE

The MX27C8111 has a CMOS standby mode which reduces the maximum VCC current to 100 uA. It is placed in CMOS standby when $\overline{\text{CE}}$ is at VCC \pm 0.3 V. The MX27C8111 also has a TTL-standby mode which reduces the maximum VCC current to 1.5 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

TWO-LINE OUTPUT CONTROL FUNCTION

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation,
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the

primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 uF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on One Time Programmable Read Only Memory arrays, a 4.7 uF bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

						BYTE/		
MODE	CE	OE	A9	Α0	Q15/A-1	VPP(5)	Q8-14	Q0-7
Read (Word)	VIL	VIL	Х	Х	Q15 Out	VCC	Q8-14 Out	Q0-7 Out
Read (Upper Byte)	VIL	VIL	Х	Х	VIH	GND	High Z	Q8-15 Out
Read (Lower Byte)	VIL	VIL	Х	Х	VIL	GND	High Z	Q0-7 Out
Output Disable	VIL	VIH	Х	Х	High Z	Х	High Z	High Z
Standby	VIH	Х	Х	Х	High Z	Х	High Z	High Z
Program	VIL	VIH	Х	Х	Q15 In	VPP	Q8-14 In	Q0-7 In
Program Verify	VIH	VIL	Х	Х	Q15 Out	VPP	Q8-14 Out	Q0-7 Out
Program Inhibit	VIH	VIH	Х	Х	High Z	VPP	High Z	High Z
Manufacturer Code(3)	VIL	VIL	VH	VIL	0B	VCC	00H	C2H
Device Code(3)	VIL	VIL	VH	VIH	1B	VCC	38H	16H

NOTES: 1. VH = $12.0V \pm 0.5V$


2. X = Either VIH or VIL.

3. A1-A8, A10-A18 = VIL(for auto select)

- 4. See DC Programming Characteristics for VPP voltages.
- 5. BYTE/VPP is intended for operation under DC Voltage conditions only.
- 6. Manufacture code = 00C2H Device code = B816H




FIGURE 1. FAST PROGRAMMING FLOW CHART






SWITCHING TEST CIRCUITS



SWITCHING TEST WAVEFORMS





ABSOLUTE MAXIMUM RATINGS

RATING	VALUE
Ambient Operating Temperature	0°C to 70°C
Storage Temperature	-65°C to 125°C
Applied Input Voltage	-0.5V to 7.0V
Applied Output Voltage	-0.5V to VCC + 0.5V
VCC to Ground Potential	-0.5V to 7.0V
A9 & VPP	-0.5V to 13.5V

NOTICE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

NOTICE

Specifications contained within the following tables are subject to change.

DC/AC Operating Conditions for Read Operation

-			MX27C8111		
		-90	-10	-12	-15
Operating Temperature	Commercial	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃
Vcc Power Supply		5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%

DC CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.4mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	uA	VIN = 0 to 5.5V
ILO	Output Leakage Current	-10	10	uA	VOUT = 0 to 5.5V
ICC3	VCC Power-Down Current		100	uA	CE = VCC ± 0.3V
ICC2	VCC Standby Current		1.5	mA	CE = VIH
ICC1	VCC Active Current		60	mA	CE = VIL, f=5MHz, lout = 0mA
IPP	VPP Supply Current Read		10	uA	$\overline{\text{CE}} = \overline{\text{OE}} = \text{VIL}, \text{VPP} = 5.5\text{V}$

CAPACITANCE TA = 25°C, f = 1.0 MHz (Sampled only)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT	CONDITIONS	
CIN	Input Capacitance	8	12	pF	VIN = 0V	
COUT	Output Capacitance	8	12	pF	VOUT = 0V	
CVPP	VPP Capacitance	18	25	pF	VPP = 0V	



AC CHARACTERISTICS

		27C81	11-90	27C8	<u>111-10</u>	27C	<u>8111-12</u>	27C	<u>8111-15</u>		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT	CONDITIONS
tACC	Address to Output Delay		90		100	120		150		ns	$\overline{CE} = \overline{OE} = VIL$
tCE	Chip Enable to Output Delay		90		100	120		150		ns	OE = VIL
tPA	Page Address to Output Delay		50		50	60		75		ns	CE = OE =VIL
tOE	Output Enable to Output Delay		45		45	50		65		ns	CE = VIL
tDF	OE High to Output Float,	0	30	0	30	0	35	0	50	ns	
	or CE High to Output Float										
tOH	Output Hold from Address,		0		0		0		0	ns	
	$\overline{\text{CE}}$ or $\overline{\text{OE}}$ which ever occurred first										
tBHA	BYTE Access Time		90		100		120		150	ns	
tOHB	BYTE Output Hold Time	0		0		0		0		ns	
tBHZ	BYTE Output Delay Time		70		70		70		70	ns	
tBLZ	BYTE Output Set Time	10		10		10		10		ns	

DC PROGRAMMING CHARACTERISTICS $TA = 25^{\circ}C \pm 5^{\circ}C$


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.40mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	uA	VIN = 0 to 5.5V
VH	A9 Auto Select Voltage	11.5	12.5	V	
ICC3	VCC Supply Current (Program & Verify)		50	mA	
IPP2	VPP Supply Current(Program)		30	mA	CE = VIL, OE = VIH
VCC1	Fast Programming Supply Voltage	6.00	6.50	V	
VPP1	Fast Programming Voltage	12.5	13.0	V	
	-				

AC PROGRAMMING CHARACTERISTICS $TA = 25^{\circ}C \pm 5^{\circ}C$


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
tAS	Address Setup Time	2.0			us	
tOES	OE Setup Time	2.0			us	
tDS	Data Setup Time	2.0			us	
tAH	Address Hold Time	0			us	
tDH	Data Hold Time	2.0			us	
tDFP	Chip Enable to Output Float Delay	0		130	ns	
tVCS	VCC Setup Time	2.0			us	
tVPS	BYTE/VPP Setup Time	2.0			us	
tPW	CE initial Program Pulse Width		50		us	
tOE	Data valid from OE			150	ns	



WAVEFORMS NORMAL READ CYCLE(WORD MODE)




PAGE MODE READ CYCLE






WAVEFORMS

NORMAL READ CYCLE(BYTE MODE)



FAST PROGRAMMING ALGORITHM WAVEFORM



P/N: PM0329 REV. 2.6, AUG. 22, 2001




ORDERING INFORMATION

PLASTIC PACKAGE

PART NO.	ACCESS TIME	OPERATING CURRENT	STANDBY CURRENT	PACKAGE
	(ns)	MAX.(mA)	MAX.(uA)	
MX27C8111MC-90	90	60	100	44 PIn SOP (ROM pin out)
MX27C8111MC-10	100	60	100	44 PIn SOP (ROM pin out)
MX27C8111MC-12	120	60	100	44 Pin SOP(ROM pin out)
MX27C8111MC-15	150	60	100	44 Pin SOP(ROM pin out)
MX27C8111PC-90	90	60	100	42 PIn PDIP (ROM pin out)
MX27C8111PC-10	100	60	100	42 PIn PDIP(ROM pin out)
MX27C8111PC-12	120	60	100	42 Pin PDIP(ROM pin out)
MX27C8111PC-15	150	60	100	42 Pin PDIP(ROM pin out)




PACKAGE INFORMATION 42-PIN PLASTIC DIP(600 mil)





44-PIN PLASTIC SOP





Revision History

Revision No	o. Description	Page	Date
2.0	1) Eliminate Interactive Programming Mode.		5/30/1997
	2) Programming pulse change, from 100us to 50us		
2.1	IPP : 100uA>10uA		8/8/1997
2.2	Add 100ns speed grade.		1/31/1998
2.3	Add 90ns speed grade.		4/07/1998
2.4	90ns speed grade VCC=5V±10%>5V±5%		5/06/1998
2.5	Correct 42PIN plastic DIP package information error	P12	MAR/02/2000
2.6	To modify Package Information	P12,13	AUG/22/2001



MACRONIX INTERNATIONAL CO., LTD.

HEADQUARTERS:

TEL:+886-3-578-6688 FAX:+886-3-563-2888

EUROPE OFFICE:

TEL:+32-2-456-8020 FAX:+32-2-456-8021

JAPAN OFFICE:

TEL:+81-44-246-9100 FAX:+81-44-246-9105

SINGAPORE OFFICE:

TEL:+65-348-8385 FAX:+65-348-8096

TAIPEI OFFICE:

TEL:+886-2-2509-3300 FAX:+886-2-2509-2200

MACRONIX AMERICA, INC.

TEL:+1-408-453-8088 FAX:+1-408-453-8488

CHICAGO OFFICE:

TEL:+1-847-963-1900 FAX:+1-847-963-1909

http://www.macronix.com