


512 Mbit, 1 Gbit, 2 Gbit, 4 Gbit, 8 Gbit 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory

PRELIMINARY DATA

FEATURES SUMMARY

- HIGH DENSITY NAND FLASH MEMORIES
 - Up to 8 Gbit memory array
 - Up to 64Mbit spare area
 - Cost effective solutions for mass storage applications
- NAND INTERFACE
 - x8 or x16 bus width
 - Multiplexed Address/ Data
 - Pinout compatibility for all densities
- SUPPLY VOLTAGE
 - 1.8V device: $V_{DD} = 1.7$ to 1.95V
- 3.0V device: V_{DD} = 2.7 to 3.6V
- PAGE SIZE
 - x8 device: (2048 + 64 spare) Bytes
 - x16 device: (1024 + 32 spare) Words
- BLOCK SIZE
 - x8 device: (128K + 4K spare) Bytes
 - x16 device: (64K + 2K spare) Words
- PAGE READ / PROGRAM
 - Random access: 25µs (max)
 - Sequential access: 50ns (min)
 - Page program time: 300µs (typ)
- COPY BACK PROGRAM MODE
 - Fast page copy without external buffering
- CACHE PROGRAM AND CACHE READ MODES
 - Internal Cache Register to improve the program and read throughputs
- FAST BLOCK ERASE
 - Block erase time: 2ms (typ)
- STATUS REGISTER
- ELECTRONIC SIGNATURE
- CHIP ENABLE 'DON'T CARE'
 - for simple interface with microcontroller
- AUTOMATIC PAGE 0 READ AT POWER-UP
 - Boot from NAND support
- SERIAL NUMBER OPTION

Figure 1. Packages



■ DATA PROTECTION

- Hardware and Software Block Locking
- Hardware Program/Erase locked during Power transitions
- DATA INTEGRITY
 - 100,000 Program/Erase cycles
 - 10 years Data Retention
- RoHS COMPLIANCE
 - Lead-Free Components are Compliant with the RoHS Directive
- DEVELOPMENT TOOLS
 - Error Correction Code software and hardware models
 - Bad Blocks Management and Wear Leveling algorithms
 - PC Demo board with simulation software
 - File System OS Native reference software
 - Hardware simulation models

February 2005 1/59

Table 1. Product List

Reference	Part Number
	NAND512R3B
NAND512-B	NAND512W3B
NAINDS12-B	NAND512R4B
	NAND512W4B
	NAND01GR3B
NAND01G-B	NAND01GW3B
NANDOTG-B	NAND01GR4B
	NAND01GW4B
	NAND02GR3B
NAND02G-B	NAND02GW3B
NANDUZG-B	NAND02GR4B
	NAND02GW4B
	NAND04GR3B
NAND04G-B	NAND04GW3B
NAND04G-B	NAND04GR4B
	NAND04GW4B
	NAND08GR3B
NAND08G-B	NAND08GW3B
INAINDUOG-D	NAND08GR4B
	NAND08GW4B

TABLE OF CONTENTS

FE <i>F</i>	ATURES SUMMARY	. 1
	Figure 1. Packages	. 1
	Table 1. Product List	. 2
SUN	MMARY DESCRIPTION	. 7
	Table 2. Product Description	. 8
	Figure 2. Logic Block Diagram	. 8
	Figure 3. Logic Diagram	. 9
	Table 3. Signal Names	. 9
	Figure 4. TSOP48 and USOP48 Connections, x8 devices	10
	Figure 5. TSOP48 and USOP48 Connections, x16 devices	10
	Figure 6. FBGA63 Connections, x8 devices (Top view through package)	11
	Figure 7. FBGA63 Connections, x16 devices (Top view through package)	12
– .	MODY ADDAY ODG ANIZATION	4.0
	MORY ARRAY ORGANIZATION	
	Bad Blocks	
	Table 4. Valid Blocks	
	Figure 8. Memory Array Organization	13
eic	NAL DESCRIPTIONS	4.4
	Inputs/Outputs (I/O0-I/O7).	
	Inputs/Outputs (I/O8-I/O15)	
	Address Latch Enable (AL)	
	Command Latch Enable (CL)	
	Chip Enable (E)	
	Read Enable (R)	
	Power-Up Read Enable, Lock/Unlock Enable (PRL)	
	Write Enable (W)	
	Write Protect (WP)	
	Ready/Busy (RB)	
	V _{DD} Supply Voltage	
	V _{SS} Ground	14
BUS	S OPERATIONS	15
	Command Input	
	Address Input	
	Data Input	
	Data Output	
	Write Protect	
	Standby	
	Table 5. Bus Operations	
	Table 6. Address Insertion, x8 Devices	
	Table 7. Address Insertion, x16 Devices	
	,	_

	Table 8. Address Definitions, x8	
	Table 9. Address Delinitions, x16	17
СО	MMAND SET	18
	Table 10. Commands	18
DE	VICE OPERATIONS	19
	Read Memory Array	
	Random Read	
	Page Read.	
	Figure 9. Read Operations	
	Figure 10.Random Data Output During Sequential Data Output	
	Cache Read	
	Figure 11.Cache Read Operation	
	Page Program	
	Sequential Input	
	Random Data Input	22
	Figure 12.Page Program Operation	22
	Figure 13.Random Data Input During Sequential Data Input	23
	Copy Back Program	24
	Table 11. Copy Back Program x8 Addresses	24
	Table 12. Copy Back Program x16 Addresses	24
	Figure 14.Copy Back Program	
	Figure 15.Page Copy Back Program with Random Data Input	
	Cache Program	
	Figure 16.Cache Program Operation	
	Block Erase	
	Figure 17.Block Erase Operation	
	Reset	
	Read Status Register	
	Write Protection Bit (SR7)	
	P/E/R Controller and Cache Ready/Busy Bit (SR6)	
	P/E/R Controller Bit (SR5)	
	Cache Program Error Bit (SR1)	
	Error Bit (SR0)	
	Table 13. Status Register Bits	
	Read Electronic Signature	
	Table 14. Electronic Signature	
	Table 15. Electronic Signature Byte/Word 4	
	Automatic Page 0 Read at Power-Up.	
	Automatic Page 0 Read Description	
	Figure 18.Automatic Page 0 Read at Power-Up	
	ga.o .oa.o.na.o ago o rioda act owor op	52
DA	TA PROTECTION	33
	Blocks Lock	33
		- -

4/59

Blocks Unlock	33
Figure 19.Blocks Unlock Operation	
Blocks Lock-Down	
Block Lock Status	34
Figure 20.Read Block Lock Status Operation	34
Table 16. Block Lock Status	
Figure 21.Block Protection State Diagram	35
SOFTWARE ALGORITHMS	
Bad Block Management	
Block Replacement	
Table 17. Block Failure	
Figure 22.Bad Block Management Flowchart	
Figure 23.Garbage Collection	
Garbage Collection	
Wear-leveling Algorithm	
Error Correction Code	
Figure 24.Error Detection	
Hardware Simulation Models	
Behavioral simulation models	
IBIS Simulations models	38
PROGRAM AND ERASE TIMES AND ENDURANCE CYCLES	39
Table 18. Program, Erase Times and Program Erase Endurance Cycles	39
rable 10.1 Togram, Erase Times and Frogram Erase Endarance Gyoles	
MAXIMUM RATING	39
Table 19. Absolute Maximum Ratings	39
•	
DC AND AC PARAMETERS	40
Table 20. Operating and AC Measurement Conditions	40
Table 21. Capacitance	40
Table 22. DC Characteristics, 1.8V Devices	41
Table 23. DC Characteristics, 3V Devices	42
Table 24. AC Characteristics for Command, Address, Data Input	43
Table 25. AC Characteristics for Operations	44
Figure 25.Command Latch AC Waveforms	45
Figure 26.Address Latch AC Waveforms	45
Figure 27.Data Input Latch AC Waveforms	
Figure 28.Sequential Data Output after Read AC Waveforms	
Figure 29.Read Status Register AC Waveform	
Figure 30.Read Electronic Signature AC Waveform	
Figure 31.Page Read Operation AC Waveform	
Figure 32.Page Program AC Waveform	49
E' 00 DI 1 E 40 M (
Figure 33.Block Erase AC Waveform	50
Figure 33.Block Erase AC Waveform	50

	Figure 35.Ready/Busy AC Waveform	. 51
	Figure 36.Ready/Busy Load Circuit	. 51
	Figure 37.Resistor Value Versus Waveform Timings For Ready/Busy Signal	. 51
PΑ	CKAGE MECHANICAL	. 52
	Figure 38.TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20 mm, Package Outline	. 52
	Table 26. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20 mm, Package Mechanical Data	. 52
	Figure 39.USOP48 – lead Plastic Ultra Thin Small Outline,12x17 mm, Package Outline	. 53
	Table 27. USOP48 – lead Plastic Ultra Thin Small Outline, 12x17mm,	
	Package Mechanical Data	. 53
	Figure 40.VFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Outline	. 54
	Table 28. VFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data	54
	Figure 41.TFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Outline	. 55
	Table 29. TFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data	55
	Figure 42.LFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Outline	. 56
	Table 30. LFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data	. 56
PA	ART NUMBERING	. 57
	Table 31. Ordering Information Scheme	. 57
RE	EVISION HISTORY	. 58
	Table 22 Decument Povicion History	

SUMMARY DESCRIPTION

The NAND Flash 2112 Byte/ 1056 Word Page is a family of non-volatile Flash memories that uses NAND cell technology. The devices range from 512 Mbits to 8 Gbits and operate with either a 1.8V or 3V voltage supply. The size of a Page is either 2112 Bytes (2048 + 64 spare) or 1056 Words (1024 + 32 spare) depending on whether the device has a x8 or x16 bus width.

The address lines are multiplexed with the Data Input/Output signals on a multiplexed x8 or x16 Input/Output bus. This interface reduces the pin count and makes it possible to migrate to other densities without changing the footprint.

Each block can be programmed and erased over 100,000 cycles. To extend the lifetime of NAND Flash devices it is strongly recommended to implement an Error Correction Code (ECC).

The devices have hardware and software security features:

- A Write Protect pin is available to give a hardware protection against program and erase operations.
- A Block Locking scheme is available to provide user code and/or data protection.

The devices feature an open-drain Ready/Busy output that can be used to identify if the Program/ Erase/Read (P/E/R) Controller is currently active. The use of an open-drain output allows the Ready/ Busy pins from several memories to be connected to a single pull-up resistor.

A Copy Back Program command is available to optimize the management of defective blocks. When a Page Program operation fails, the data can be programmed in another page without having to resend the data to be programmed.

Each device has Cache Program and Cache Read features which improve the program and read throughputs for large files. During Cache Programming, the device loads the data in a Cache Register while the previous data is transferred to the

Page Buffer and programmed into the memory array. During Cache Reading, the device loads the data in a Cache Register while the previous data is transferred to the I/O Buffers to be read.

All devices have the Chip Enable Don't Care feature, which allows code to be directly downloaded by a microcontroller, as Chip Enable transitions during the latency time do not stop the read operation.

Two options are available for the NAND Flash 2112 Byte/ 1056 Word Page family:

- Automatic Page 0 Read at Power-up, which allows the microcontroller to directly download the boot code from page 0.
- A Unique Identifier (serial number), which allows each device to be uniquely identified.

The Unique Identifier options is subject to an NDA (Non Disclosure Agreement) and so not described in the datasheet. For more details of this option contact your nearest ST Sales office.

The devices are available in the following packages:

- TSOP48 (12 x 20mm) for all products
- USOP48 (12 x 17 x 0.65mm) for 512Mb and1Gb products
- VFBGA63 (9.5 x 12 x 1mm, 0.8mm pitch) for 512Mb and 1Gb products
- TFBGA63 (9.5 x 12 x 1.2mm, 0.8mm pitch) for 2Gb Dual Die products
- LFBGA63 (9.5 x 12 x 1.4mm, 0.8mm pitch) for 8Gb Quadruple Die products.

For information on how to order these options refer to Table 31., Ordering Information Scheme. Devices are shipped from the factory with Block 0 always valid and the memory content bits, in valid blocks, erased to '1'.

See Table 2., Product Description, for all the devices available in the family.

Table 2. Product Description

									Timir	ngs				
Reference	Part Number	Density	Bus Width	Page Size	Block Size	Memory Array	Operating Voltage	Random Access (max)	Sequential Access (min)	Page Program (typ)	Block Erase (typ)	Packages		
	NAND512R3B		x8	2048+64	128K+4K		1.7 to 1.95V	25µs	60ns	300µs				
NAND512-B	NAND512W3B	512Mbit	_ ^0	Bytes	Bytes	64 Pages x	2.7 to 3.6V	25µs	50ns	300µs	2ms	TSOP48 USOP48		
INANDS12-D	NAND512R4B	STZIVIDIL	x16	1024+32	64K+2K	512 Blocks	1.7 to 1.95V	25µs	60ns	300µs	21115	VFBGA63		
	NAND512W4B		×10	Words	Words		2.7 to 3.6V	25µs	50ns	300µs				
	NAND01GR3B		x8	2048+64	128K+4K		1.7 to 1.95V	25µs	60ns	300µs				
NAND01G-B	NAND01GW3B	1Gbit x16	Bytes	Bytes	64 Pages x	2.7 to 3.6V	25µs	50ns	300µs	2ms	TSOP48 USOP48			
INANDOIG-B	NAND01GR4B		v16	1024+32	64K+2K Words	1024 Blocks	1.7 to 1.95V	25µs	60ns	300µs		VFBGA63		
	NAND01GW4B		X10	Words			2.7 to 3.6V	25µs	50ns	300µs				
	NAND02GR3B	2Gbit x	vΩ	x8 2048+64 Bytes	128K+4K Bytes 64K+2K Words	64 Pages x 2048 Blocks	1.7 to 1.95V	25µs	60ns	300µs	- 2ms			
NAND02G-B	NAND02GW3B		Α0				2.7 to 3.6V	25µs	50ns	300µs		TSOP48 ⁽¹⁾ TFBGA63 ⁽²⁾		
INAIND020-B	NAND02GR4B		x16	1024+32			1.7 to 1.95V	25µs	60ns	300µs				
	NAND02GW4B		X10	Words			2.7 to 3.6V	25µs	50ns	300µs				
	NAND04GR3B	v8			x8	2048+64	128K+4K		1.7 to 1.95V	25µs	60ns	300µs		
NAND04G-B	NAND04GW3B	4Gbit	٨٥	Bytes	Bytes	64 Pages x	2.7 to 3.6V	25µs	50ns	300µs	2ms	TSOP48		
10,0000	NAND04GR4B	10011	x16	1024+32	64K+2K	4096 Blocks	1.7 to 1.95V	25µs	60ns	300µs				
	NAND04GW4B		X10	Words	Words		2.7 to 3.6V	25µs	50ns	300µs				
	NAND08GR3B	0	x8	2048+64			1.7 to 1.95V	25µs	60ns	300µs	2ms			
NAND08G-B	NAND08GW3B	8Gbit	Α0	Bytes	Bytes	64 Pages x 8192 Blocks	2.7 to 3.6V	25µs	50ns	300µs		TSOP48 LFBGA63		
TVAIND00G-D	NAND08GR4B	JODIL	x16	1024+32	64K+2K		1.7 to 1.95V	25µs	60ns	300µs				
	NAND08GW4B		×10	Words	Words		2.7 to 3.6V	25µs	50ns	300µs				

Note: 1. Both Single and Dual Die devices.

2. Dual Die devices only.

Figure 2. Logic Block Diagram




Figure 3. Logic Diagram




Table 3. Signal Names

I/O8-15	Data Input/Outputs for x16 devices
I/O0-7	Data Input/Outputs, Address Inputs, or Command Inputs for x8 and x16 devices
AL	Address Latch Enable
CL	Command Latch Enable
Ē	Chip Enable
R	Read Enable
RB̄	Ready/Busy (open-drain output)
W	Write Enable
WP	Write Protect
PRL	Power-Up Read Enable, Lock/Unlock Enable
V_{DD}	Supply Voltage
V _{SS}	Ground
NC	Not Connected Internally
DU	Do Not Use

Figure 4. TSOP48 and USOP48 Connections, x8 devices




Figure 5. TSOP48 and USOP48 Connections, x16 devices




Figure 6. FBGA63 Connections, x8 devices (Top view through package)





Figure 7. FBGA63 Connections, x16 devices (Top view through package)



MEMORY ARRAY ORGANIZATION

The memory array is made up of NAND structures where 32 cells are connected in series.

The memory array is organized in blocks where each block contains 64 pages. The array is split into two areas, the main area and the spare area. The main area of the array is used to store data whereas the spare area is typically used to store Error correction Codes, software flags or Bad Block identification.

In x8 devices the pages are split into a 2048 Byte main area and a spare area of 64 Bytes. In the x16 devices the pages are split into a 1,024 Word main area and a 32 Word spare area. Refer to Figure 8., Memory Array Organization.

Bad Blocks

The NAND Flash 2112 Byte/ 1056 Word Page devices may contain Bad Blocks, that is blocks that contain one or more invalid bits whose reliability is not guaranteed. Additional Bad Blocks may develop during the lifetime of the device.

The Bad Block Information is written prior to shipping (refer to Bad Block Management section for more details).


Table 4. shows the minimum number of valid blocks in each device. The values shown include both the Bad Blocks that are present when the device is shipped and the Bad Blocks that could develop later on.

These blocks need to be managed using Bad Blocks Management, Block Replacement or Error Correction Codes (refer to SOFTWARE ALGORITHMS section).

Table 4. Valid Blocks

Density of Device	Min	Max
8 Gbits	8032	8192
4 Gbits	4016	4096
2 Gbits	2008	2048
1Gbit	1004	1024
512 Mbits	502	512





SIGNAL DESCRIPTIONS

See Figure 3., Logic Diagram, and Table 3., Signal Names, for a brief overview of the signals connected to this device.

Inputs/Outputs (I/O0-I/O7). Input/Outputs 0 to 7 are used to input the selected address, output the data during a Read operation or input a command or data during a Write operation. The inputs are latched on the rising edge of Write Enable. I/O0-I/O7 are left floating when the device is deselected or the outputs are disabled.

Inputs/Outputs (I/O8-I/O15). Input/Outputs 8 to 15 are only available in x16 devices. They are used to output the data during a Read operation or input data during a Write operation. Command and Address Inputs only require I/O0 to I/O7.

The inputs are latched on the rising edge of Write Enable. I/O8-I/O15 are left floating when the device is deselected or the outputs are disabled.

Address Latch Enable (AL). The Address Latch Enable activates the latching of the Address inputs in the Command Interface. When AL is high, the inputs are latched on the rising edge of Write Enable.

Command Latch Enable (CL). The Command Latch Enable activates the latching of the Command inputs in the Command Interface. When CL is high, the inputs are latched on the rising edge of Write Enable.

Chip Enable ($\overline{\mathbf{E}}$). The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is low, V_{IL} , the device is selected. If Chip Enable goes high, v_{IH} , while the device is busy, the device remains selected and does not go into standby mode.

Read Enable (\overline{R}). The Read Enable pin, \overline{R} , controls the sequential data output during Read operations. Data is valid t_{RLQV} after the falling edge of \overline{R} . The falling edge of \overline{R} also increments the internal column address counter by one.

Power-Up Read Enable, Lock/Unlock Enable (PRL). The Power-Up Read Enable, Lock/Unlock Enable input, PRL, is used to enable and disable the lock mechanism, and the Automatic Page 0 Read at Power-up option. When PRL is High, V_{IH}, the device is in Block Lock mode and the Automatic Page 0 Read at Power-Up option is enabled. The Automatic Page 0 Read at Power-Up option is available in 3.3V devices only.

If the Power-Up Read Enable, Lock/Unlock Enable input is not required, the PRL pin should be left unconnected (Not Connected) or connected to $V_{\rm SS}$.

Write Enable (\overline{W}). The Write Enable input, \overline{W} , controls writing to the Command Interface, Input Address and Data latches. Both addresses and data are latched on the rising edge of Write Enable

During power-up and power-down a recovery time of 1µs (min) is required before the Command Interface is ready to accept a command. It is recommended to keep Write Enable high during the recovery time.

Write Protect (WP). The Write Protect pin is an input that gives a hardware protection against unwanted program or erase operations. When Write Protect is Low, V_{IL} , the device does not accept any program or erase operations.

It is recommended to keep the Write Protect pin Low, V_{IL}, during power-up and power-down.

Ready/Busy (RB). The Ready/Busy output, RB, is an open-drain output that can be used to identify if the P/E/R Controller is currently active.

When Ready/Busy is Low, V_{OL} , a read, program or erase operation is in progress. When the operation completes Ready/Busy goes High, V_{OH} .

The use of an open-drain output allows the Ready/ Busy pins from several memories to be connected to a single pull-up resistor. A Low will then indicate that one, or more, of the memories is busy.

Refer to the Ready/Busy Signal Electrical Characteristics section for details on how to calculate the value of the pull-up resistor.

V_{DD} Supply Voltage. V_{DD} provides the power supply to the internal core of the memory device. It is the main power supply for all operations (read, program and erase).

An internal voltage detector disables all functions whenever V_{DD} is below 2.5V (for 3V devices) or 1.5V (for 1.8V devices) to protect the device from any involuntary program/erase during power-transitions.

Each device in a system should have V_{DD} decoupled with a $0.1\mu F$ capacitor. The PCB track widths should be sufficient to carry the required program and erase currents

Vss Ground. Ground, Vss, is the reference for the power supply. It must be connected to the system ground.

BUS OPERATIONS

There are six standard bus operations that control the memory. Each of these is described in this section, see Table 5., Bus Operations, for a summary.

Typically, glitches of less than 5 ns on Chip Enable, Write Enable and Read Enable are ignored by the memory and do not affect bus operations.

Command Input

Command Input bus operations are used to give commands to the memory. Commands are accepted when Chip Enable is Low, Command Latch Enable is High, Address Latch Enable is Low and Read Enable is High. They are latched on the rising edge of the Write Enable signal.

Only I/O0 to I/O7 are used to input commands. See Figure 25. and Table 24. for details of the timings requirements.

Address Input

Address Input bus operations are used to input the memory addresses. Four bus cycles are required to input the addresses for the 512Mb and 1Gb devices whereas five bus cycles are required for the 2Gb, 4Gb and 8Gb devices (refer to Table 6. and Table 7., Address Insertion).

The addresses are accepted when Chip Enable is Low, Address Latch Enable is High, Command Latch Enable is Low and Read Enable is High. They are latched on the rising edge of the Write Enable signal. Only I/O0 to I/O7 are used to input addresses.

See Figure 26. and Table 24. for details of the timings requirements.

Data Input

Data Input bus operations are used to input the data to be programmed.

Data is accepted only when Chip Enable is Low, Address Latch Enable is Low, Command Latch Enable is Low and Read Enable is High. The data is latched on the rising edge of the Write Enable signal. The data is input sequentially using the Write Enable signal.

See Figure 27. and Table 24. and Table 25. for details of the timings requirements.

Data Output

Data Output bus operations are used to read: the data in the memory array, the Status Register, the lock status, the Electronic Signature and the Unique Identifier.

Data is output when Chip Enable is Low, Write Enable is High, Address Latch Enable is Low, and Command Latch Enable is Low.

The data is output sequentially using the Read Enable signal.

See Figure 28. and Table 25. for details of the timings requirements.

Write Protect

Write Protect bus operations are used to protect the memory against program or erase operations. When the Write Protect signal is Low the device will not accept program or erase operations and so the contents of the memory array cannot be altered. The Write Protect signal is not latched by Write Enable to ensure protection even during power-up.

Standby

When Chip Enable is High the memory enters Standby mode, the device is deselected, outputs are disabled and power consumption is reduced.

	_	_	_		
Table	• 5.	Bus	One	ratior	15

Bus Operation	Ē	AL	CL	R	W	WP	I/O0 - I/O7	I/O8 - I/O15 ⁽¹⁾
Command Input	VIL	VIL	VIH	ViH	Rising	X ⁽²⁾	Command	Х
Address Input	VIL	V _{IH}	VIL	V _{IH}	Rising	Х	Address	Х
Data Input	V _{IL}	V _{IL}	V _{IL}	V _{IH}	Rising	V _{IH}	Data Input	Data Input
Data Output	VIL	VIL	VIL	Falling	V _{IH}	Х	Data Output	Data Output
Write Protect	Х	Х	Х	Х	Х	VIL	Х	Х
Standby	VIH	Х	Х	Х	Х	V _{IL} /V _{DD}	Х	Х

Note: 1. Only for x16 devices.

2. WP must be V_{IH} when issuing a program or erase command.

Table 6. Address Insertion, x8 Devices

Bus Cycle	I/O7	I/O6	I/O5	I/O4	1/03	I/O2	I/O1	I/O0
1 st	A7	A6	A5	A4	А3	A2	A1	A0
2 nd	V _{IL}	V _{IL}	V _{IL}	V _{IL}	A11	A10	A9	A8
3 rd	A19	A18	A17	A16	A15	A14	A13	A12
4 th	A27	A26	A25	A24	A23	A22	A21	A20
5 ^{th(2)}	V _{IL}	A30	A29	A28				

Table 7. Address Insertion, x16 Devices

Bus Cycle	I/O8- I/O15	1/07	1/06	I/O5	I/O4	I/O3	I/O2	I/O1	1/00
1 st	Х	A7	A6	A5	A4	А3	A2	A1	A0
2 nd	Х	V _{IL}	A10	A9	A8				
3 rd	Х	A18	A17	A16	A15	A14	A13	A12	A11
4 th	Х	A26	A25	A24	A23	A22	A21	A20	A19
5 ^{th(2)}	Х	V _{IL}	A29	A28	A27				

Note: 1. Any additional address input cycles will be ignored.

Note: 1. Any additional address input cycles will be ignored.

2. The fifth cycle is valid for 2Gb, 4Gb and 8Gb devices. A28 is for 2Gb devices, A29-A28 are for 4Gb devices and A30-A28 for 8Gb devices only.

^{2.} The fifth cycle is valid for 2Gb, 4Gb and 8Gb devices. A27 is for 2Gb devices, A28-A27 are for 4Gb devices and A29-A27 for 8Gb

Table 8. Address Definitions, x8

Address	Definition	
A0 - A11	Column Address	
A12 - A17	Page A	Address
A18 - A26	Block Address	512Mb device
A18 - A27	Block Address	1Gb device
A18 - A28	Block Address	2Gb device
A18 - A29	Block Address	4Gb device
A18 - A30	Block Address	8Gb device

Table 9. Address Definitions, x16

Address	Definition	
A0 - A10	Column Address	
A11 - A16	Page A	ddress
A17 - A25	Block Address	512Mb device
A17 - A26	Block Address	1Gb device
A17 - A27	Block Address	2Gb device
A17 - A28	Block Address	4Gb device
A17 - A29	Block Address	8Gb device

COMMAND SET

All bus write operations to the device are interpreted by the Command Interface. The Commands are input on I/O0-I/O7 and are latched on the rising edge of Write Enable when the Command Latch Enable signal is high. Device operations are selected by writing specific commands to the Command Register. The two-step sequences for program and erase operations are imposed to maximize data security.

The Commands are summarized in Table 10., Commands.

Table 10. Commands

Command		Bus Write Operations ⁽¹⁾			
Command	1st CYCLE	2 nd CYCLE	3 rd CYCLE	4 th CYCLE	accepted during busy
Read	00h ⁽²⁾	30h	_	_	
Random Data Output	05h	E0h	_	_	
Cache Read	00h	31h	_	_	
Exit Cache Read	34h	_	-	-	Yes ⁽⁵⁾
Page Program (Sequential Input default)	80h	10h	-	_	
Random Data Input	85h	_	-	-	
Copy Back Program	00h	35h	85h	10h	
Cache Program	80h	15h	-	-	
Block Erase	60h	D0h	_	-	
Reset	FFh	_	_	_	Yes
Read Electronic Signature	90h	_	_	-	
Read Status Register	70h	_	-	-	Yes
Read Block Lock Status	7Ah	_	_	_	
Blocks Unlock	23h	24h	_	_	
Blocks Lock	2Ah	_	_	_	
Blocks Lock-Down	2Ch	_	_	_	

Note: 1. The bus cycles are only shown for issuing the codes. The cycles required to input the addresses or input/output data are not shown.

47/ 18/59

^{2.} For consecutive read operations the 00h command does not need to be repeated.
3. Only during Cache Read busy.

DEVICE OPERATIONS

The following section gives the details of the device operations.

Read Memory Array

At Power-Up the device defaults to Read mode. To enter Read mode from another mode the Read command must be issued, see Table 10., Commands. Once a Read command is issued, subsequent consecutive Read commands only require the confirm command code (30h).

Once a Read command is issued two types of operations are available: Random Read and Page Read.

Random Read. Each time the Read command is issued the first read is Random Read.

Page Read. After the first Random Read access, the page data (2112 Bytes or 1056 Words) is transferred to the Page Buffer in a time of t_{WHBH}

(refer to Table 25. for value). Once the transfer is complete the Ready/Busy signal goes High. The data can then be read out sequentially (from selected column address to last column address) by pulsing the Read Enable signal.


The device can output random data in a page, instead of the consecutive sequential data, by issuing a **Random Data Output command**.

The Random Data Output command can be used to skip some data during a sequential data output.

The sequential operation can be resumed by changing the column address of the next data to be output, to the address which follows the Random Data Output command.

The Random Data Output command can be issued as many times as required within a page.

The Random Data Output command is not accepted during Cache Read operations.



Note: 1. Highest address depends on device density.




Figure 10. Random Data Output During Sequential Data Output

Cache Read

The Cache Read operation is used to improve the read throughput by reading data using the Cache Register. As soon as the user starts to read one page, the device automatically loads the next page into the Cache Register.

An Cache Read operation consists of three steps (see Table 10.):

- One bus cycle is required to setup the Cache Read command (the same as the standard Read command)
- Four or Five (refer to Table 6. and Table 7.) bus cycles are then required to input the Start Address
- One bus cycle is required to issue the Cache Read confirm command to start the P/E/R Controller.

The Start Address must be at the beginning of a page (Column Address = 00h, see Table 8. and Table 9.). This allows the data to be output unin-

terrupted after the latency time (t_{BLBH1}), see Figure 11.

The Ready/Busy signal can be used to monitor the start of the operation. During the latency period the Ready/Busy signal goes Low, after this the Ready/Busy signal goes High, even if the device is internally downloading page n+1.

Once the Cache Read operation has started, the Status Register can be read using the Read Status Register command.

During the operation, SR5 can be read, to find out whether the internal reading is ongoing (SR5 = '0'), or has completed (SR5 = '1'), while SR6 indicates whether the Cache Register is ready to download new data.

To exit the Cache Read operation an Exit Cache Read command must be issued (see Table 10.).

If the Exit Cache Read command is issued while the device is internally reading page n+1, page n will still be output, but not page n+1.




Figure 11. Cache Read Operation

47/

ai08661

Page Program

The Page Program operation is the standard operation to program data to the memory array. Generally, data is programmed sequentially, however the device does support Random Input within a page.

The memory array is programmed by page, however partial page programming is allowed where any number of Bytes (1 to 2112) or Words (1 to 1056) can be programmed.

The maximum number of consecutive partial page program operations allowed in the same page is eight. After exceeding this a Block Erase command must be issued before any further program operations can take place in that page.

Sequential Input. To input data sequentially the addresses must be sequential and remain in one block.

For Sequential Input each Page Program operation consists of five steps (see Figure 12.):

- one bus cycle is required to setup the Page Program (Sequential Input) command (see Table 10.)
- four or five bus cycles are then required to input the program address (refer to Table 6. and Table 7.)
- 3. the data is then loaded into the Data Registers
- 4. one bus cycle is required to issue the Page Program confirm command to start the P/E/R Controller. The P/E/R will only start if the data has been loaded in step 3.

5. the P/E/R Controller then programs the data into the array.

Random Data Input. During a Sequential Input operation, the next sequential address to be programmed can be replaced by a random address, by issuing a Random Data Input command. The following two steps are required to issue the command:

- 1. one bus cycle is required to setup the Random Data Input command (see Table 10.)
- 2. two bus cycles are then required to input the new column address (refer to Table 6.)

Random Data Input can be repeated as often as required in any given page.


Once the program operation has started the Status Register can be read using the Read Status Register command. During program operations the Status Register will only flag errors for bits set to '1' that have not been successfully programmed to '0'.

During the program operation, only the Read Status Register and Reset commands will be accepted, all other commands will be ignored.

Once the program operation has completed the P/E/R Controller bit SR6 is set to '1' and the Ready/Busy signal goes High.

The device remains in Read Status Register mode until another valid command is written to the Command Interface.

Figure 12. Page Program Operation






Figure 13. Random Data Input During Sequential Data Input

Copy Back Program

The Copy Back Program operation is used to copy the data stored in one page and reprogram it in another page.

The Copy Back Program operation does not require external memory and so the operation is faster and more efficient because the reading and loading cycles are not required. The operation is particularly useful when a portion of a block is updated and the rest of the block needs to be copied to the newly assigned block.

If the Copy Back Program operation fails an error is signalled in the Status Register. However as the standard external ECC cannot be used with the Copy Back Program operation bit error due to charge loss cannot be detected. For this reason it is recommended to limit the number of Copy Back Program operations on the same data and or to improve the performance of the ECC.

The Copy Back Program operation requires four steps:

- The first step reads the source page. The operation copies all 1056 Words/ 2112 Bytes from the page into the Data Buffer. It requires:
 - one bus write cycle to setup the command
 - 4 bus write cycles to input the source page address
 - one bus write cycle to issue the confirm command code
- When the device returns to the ready state (Ready/Busy High), the next bus write cycle of the command is given with the 4 bus cycles to input the target page address. Refer to Table 11. for the addresses that must be the same for the Source and Target pages.
- 3. Then the confirm command is issued to start the P/E/R Controller.

The Data Input cycle for modifying the source page is performed as shown in Figure 14. After a

Copy Back Program operation, a partial-page program is not allowed in the target page until the block has been erased.

See Figure 14. for an example of the Copy Back Program operation.

A data input cycle to modify a portion or a multiple distant portion of the source page, is shown in Figure 15.

Table 11. Copy Back Program x8 Addresses

Density	Same Address for Source and Target Pages
512 Mbit	no constraint
1 Gbit	no constraint
2 Gbit DD ⁽¹⁾	A28
2 Gbit	no constraint
4 Gbit DD	A29
8 Gbit QD ⁽¹⁾	A29,A30

Note: 1. DD = Dual Die, QD = Quadruple Die.

Table 12. Copy Back Program x16 Addresses

Density	Same Address for Source and Target Pages	
512 Mbit	no constraint	
1 Gbit	no constraint	
2 Gbit DD ⁽¹⁾	A27	
2 Gbit	no constraint	
4 Gbit DD ⁽¹⁾	A28	
8 Gbit QD ⁽¹⁾	A28,A29	

Note: 1. DD = Dual Die, QD = Quadruple Die.

Figure 14. Copy Back Program





Figure 15. Page Copy Back Program with Random Data Input



Cache Program

The Cache Program operation is used to improve the programming throughput by programming data using the Cache Register. The Cache Program operation can only be used within one block. The Cache Register allows new data to be input while the previous data that was transferred to the Page Buffer is programmed into the memory array.

Each Cache Program operation consists of five steps (refer to Figure 16.):

- First of all the program setup command is issued (one bus cycle to issue the program setup command then four bus write cycles to input the address), the data is then input (up to 2112 Bytes/ 1056 Words) and loaded into the Cache Register.
- 2. One bus cycle is required to issue the confirm command to start the P/E/R Controller.
- The P/E/R Controller then transfers the data to the Page Buffer. During this the device is busy for a time of t_{WHBH2}.
- Once the data is loaded into the Page Buffer the P/E/R Controller programs the data into the memory array. As soon as the Cache Registers are empty (after twhell) a new

Cache program command can be issued, while the internal programming is still executing.

Once the program operation has started the Status Register can be read using the Read Status Register command. During Cache Program operations SR5 can be read to find out whether the internal programming is ongoing (SR5 = '0') or has completed (SR5 = '1') while SR6 indicates whether the Cache Register is ready to accept new data. If any errors have been detected on the previous page (Page N-1), the Cache Program Error Bit SR1 will be set to '1', while if the error has been detected on Page N the Error Bit SR0 will be set to '1'.

When the next page (Page N) of data is input with the Cache Program command, t_{WHBH2} is affected by the pending internal programming. The data will only be transferred from the Cache Register to the Page Buffer when the pending program cycle is finished and the Page Buffer is available.

If the system monitors the progress of the operation using only the Ready/Busy signal, the last page of data must be programmed with the Page Program confirm command (10h).

If the Cache Program confirm command (15h) is used instead, Status Register bit SR5 must be polled to find out if the last programming is finished before starting any other operations.




Figure 16. Cache Program Operation

Note: 1. Up to 64 pages can be programmed in one Cache Program operation.

2. t_{CACHEPG} is the program time for the last page + the program time for the (last -1)th page -(Program command cycle time + Last page data loading time).

Block Erase

Erase operations are done one block at a time. An erase operation sets all of the bits in the addressed block to '1'. All previous data in the block is lost.

An erase operation consists of three steps (refer to Figure 17.):

- One bus cycle is required to setup the Block Erase command. Only addresses A18-A27 (x8) or A17-A26 (x16) are used, the other address inputs are ignored.
- two or three bus cycles are then required to load the address of the block to be erased.
 Refer to Table 8. and Table 9. for the block addresses of each device.


 one bus cycle is required to issue the Block Erase confirm command to start the P/E/R Controller

The operation is initiated on the rising edge of write Enable, \overline{W} , after the confirm command is issued. The P/E/R Controller handles Block Erase and implements the verify process.

During the Block Erase operation, only the Read Status Register and Reset commands will be accepted, all other commands will be ignored.

Once the program operation has completed the P/E/R Controller bit SR6 is set to '1' and the Ready/Busy signal goes High. If the operation completed successfully, the Write Status Bit SR0 is '0', otherwise it is set to '1'.

Figure 17. Block Erase Operation



Reset

The Reset command is used to reset the Command Interface and Status Register. If the Reset command is issued during any operation, the operation will be aborted. If it was a program or erase operation that was aborted, the contents of the memory locations being modified will no longer be valid as the data will be partially programmed or erased.

If the device has already been reset then the new Reset command will not be accepted.

The Ready/Busy signal goes Low for t_{BLBH4} after the Reset command is issued. The value of t_{BLBH4} depends on the operation that the device was performing when the command was issued, refer to Table 25, for the values.

Read Status Register

The device contains a Status Register which provides information on the current or previous Program or Erase operation. The various bits in the Status Register convey information and errors on the operation.

The Status Register is read by issuing the Read Status Register command. The Status Register information is present on the output data bus (I/O0-I/O7) on the falling edge of Chip Enable or Read Enable, whichever occurs last. When several memories are connected in a system, the use of Chip Enable and Read Enable signals allows the system to poll each device separately, even when the Ready/Busy pins are common-wired. It is not necessary to toggle the Chip Enable or Read Enable signals to update the contents of the Status Register.

After the Read Status Register command has been issued, the device remains in Read Status Register mode until another command is issued. Therefore if a Read Status Register command is issued during a Random Read cycle a new Read command must be issued to continue with a Page Read operation.

The Status Register bits are summarized in Table 13., Status Register Bits, . Refer to Table 13. in conjunction with the following text descriptions.

Write Protection Bit (SR7). The Write Protection bit can be used to identify if the device is protected or not. If the Write Protection bit is set to '1' the device is not protected and program or erase operations are allowed. If the Write Protection bit is set to '0' the device is protected and program or erase operations are not allowed.

P/E/R Controller and Cache Ready/Busy Bit (SR6). Status Register bit SR6 has two different functions depending on the current operation.

During Cache Program operations SR6 acts as a Cache Program Ready/Busy bit, which indicates whether the Cache Register is ready to accept new data. When SR6 is set to '0', the Cache Register is busy and when SR6 is set to '1', the Cache Register is ready to accept new data.

During all other operations SR6 acts as a P/E/R Controller bit, which indicates whether the P/E/R Controller is active or inactive. When the P/E/R Controller bit is set to '0', the P/E/R Controller is active (device is busy); when the bit is set to '1', the P/E/R Controller is inactive (device is ready).

P/E/R Controller Bit (SR5). The Program/Erase/Read Controller bit indicates whether the P/E/R Controller is active or inactive. When the P/E/R Controller bit is set to '0', the P/E/R Controller is active (device is busy); when the bit is set to '1', the P/E/R Controller is inactive (device is ready).

Cache Program Error Bit (SR1). The Cache Program Error bit can be used to identify if the previous page (page N-1) has been successfully programed or not in a Cache Program operation. SR1 is set to '1' when the Cache Program operation has failed to program the previous page (page N-1) correctly. If SR1 is set to '0' the operation has completed successfully.

The Cache Program Error bit is only valid during Cache Program operations, during other operations it is Don't Care.

Error Bit (SR0). The Error bit is used to identify if any errors have been detected by the P/E/R Controller. The Error Bit is set to '1' when a program or erase operation has failed to write the correct data to the memory. If the Error Bit is set to '0' the operation has completed successfully. The Error Bit SR0, in a Cache Program operation, indicates a failure on Page N.

SR4, SR3 and SR2 are Reserved.

Table 13. Status Register Bits

Bit	Name	Logic Level	Definition
SR7	Write Protection	'1'	Not Protected
387	White Protection	'0'	Protected
	Program/ Erase/ Read	'1'	P/E/R C inactive, device ready
SR6 ⁽¹⁾	Controller	'0'	P/E/R C active, device busy
SKO(1)	Cache Ready/Busy	'1'	Cache Register ready (Cache Program only)
	Cacile Ready/Busy	'0'	Cache Register busy (Cache Program only)
SDE.	Program/ Erase/ Read	'1'	P/E/R C inactive, device ready
383	SR5 Controller ⁽²⁾	'0'	P/E/R C active, device busy
SR4, SR3, SR2	Reserved	Don't Care	
SR1	O h - D (3)	'1'	Page N-1 failed in Cache Program operation
SKI	Cache Program Error ⁽³⁾	'0'	Page N-1 programmed successfully
	Generic Error	'1'	Error – operation failed
	Generic Error	'0'	No Error – operation successful
SR0 ⁽¹⁾	Cooks Program Error	'1'	Page N failed in Cache Program operation
	Cache Program Error	'0'	Page N programmed successfully

Note: 1. The SR6 bit and SR0 bit have a different meaning during Cache Program and Cache Read operations.

2. Only valid for Cache Program operations, for other operations it is same as SR6.

3. Only valid for Cache Program operations, for other operations it is Don't Care.

Read Electronic Signature

The device contains a Manufacturer Code and Device Code. To read these codes three steps are required:

- 1. one Bus Write cycle to issue the Read Electronic Signature command (90h)
- 2. one Bus Write cycle to input the address (00h)
- 3. four Bus Read Cycles to sequentially output the data (as shown in Table 14., Electronic Signature).

Table 14. Electronic Signature

Part Number	Byte/Word 1	Byte/Word 2	Byte/Word 3	Byte/Word 4	
Part Number	Manufacturer Code	Device code	Byte/word 3	byle/word 4	
NAND512R3B	20h	A2h			
NAND512W3B	2011	F2h			
NAND512R4B	0020h	B2h			
NAND512W4B	002011	C2h			
NAND01GR3B	20h	A1h			
NAND01GW3B	2011	F1h			
NAND01GR4B	0020h	B1h			
NAND01GW4B	002011	C1h			
NAND02GR3B	20h	AAh		Page Size	
NAND02GW3B	2011	DAh	Reserved	Spare Area size Sequential Access Time	
NAND02GR4B	0020h	BAh	00h	Block Size Organization	
NAND02GW4B	002011	CAh		(seeTable 15.)	
NAND04GR3B	20h	ACh			
NAND04GW3B	2011	DCh			
NAND04GR4B	0020h	BCh			
NAND04GW4B	002011	CCh			
NAND08GR3B	20h	A3h			
NAND08GW3B	2011	D3h			
NAND08GR4B	0020h	B3h	7		
NAND08GW4B	002011	C3h			

Table 15. Electronic Signature Byte/Word 4

I/O	Definition	Value	Description
I/O1-I/O0	Page Size (Without Spare Area)	0 0 0 1 1 0 1 1	1K 2K Reserved Reserved
I/O2	Spare Area Size (Byte / 512 Byte)	0 1	8 16
I/O3	Sequential Access Time	0 1	Standard (50 ns) Fast (30 ns)
1/05-1/04	Block Size (Without Spare Area)	0 0 0 1 1 0 1 1	64K 128K 256K Reserved
I/O6	Organization	0 1	X8 X16
1/07	Not Used	R	eserved

Automatic Page 0 Read at Power-Up

The 3V devices (NANDxxxWxB) feature Automatic Page 0 Read at Power-Up, which allows the microcontroller to directly download boot code from page 0, without requiring any command or address input sequence. The Automatic Page 0 Read feature is particularly suited for applications that boot from the NAND.


The 1.8V devices (NANDxxxRxB) do not have the Automatic Page 0 Read at Power-Up feature.

Automatic Page 0 Read Description. At powerup, once the supply voltage has reached the threshold level, V_{DDth}, all digital outputs revert to their reset state and the internal NAND device functions (reading, writing, erasing) are enabled.

The PRL pin activates the Automatic Page 0 Read function. When PRL is High at power-up, the device automatically switches to read mode where, as in any read operation, the device is busy for a time t_{BLBH1} during which data is transferred to the Page Buffer. Once the data transfer is complete the Ready/Busy signal goes High. The data can then be read out sequentially on the I/O bus by pulsing the Read Enable, \overline{R} , signal.

Figure 18. shows the power-up waveforms for devices featuring the Automatic Page Read option.

For details on how to order this option, refer to Table 31., Ordering Information Scheme.



Note: 1. V_{DDth} is equal to 2.5V for 3V Power Supply devices and to 1.5V for 1.8V Power Supply devices.

DATA PROTECTION

The device has both hardware and software features to protect against program and erase operations.

It features a Write Protect, \overline{WP} , pin, which can be used to protect the device against program and erase operations. It is recommended to keep \overline{WP} at V_{IL} during power-up and power-down.

In addition, to protect the memory from any involuntary program/erase operations during power-transitions, the device has an internal voltage detector which disables all functions whenever V_{CC} is below 1.5V.

The device features a Block Lock mode, which is enabled by setting the Power-Up Read Enable, Lock/Unlock Enable, PRL, signal to High.

The Block Lock mode has two levels of software protection.

- Blocks Lock/Unlock
- Blocks Lock-down

Refer to Figure 21. for an overview of the protection mechanism.

Blocks Lock

All the blocks are locked simultaneously by issuing a Blocks Lock command (see Table 10.).

All blocks are locked after power-up and when the Write Protect signal is Low.

Once all the blocks are locked, one sequence of consecutive blocks can be unlocked by using the Blocks Unlock command.

Refer to Figure 25., Command Latch AC Waveforms for details on how to issue the command.

Blocks Unlock

A sequence of consecutive locked blocks can be unlocked, to allow program or erase operations, by issuing an Blocks Unlock command (see Table 10.).

The Blocks Unlock command consists of four steps:


- One bus cycle to setup the command
- two or three bus cycles to give the Start Block Address (refer to Table 8., Table 9. and Figure 19.)
- one bus cycle to confirm the command
- two or three bus cycles to give the End Block Address (refer to Table 8., Table 9.and Figure 19.).

The Start Block Address must be nearer the logical LSB (Least Significant Bit) than End Block Address.

If the Start Block Address is the same as the End Block Address, only one block is unlocked.

Only one consecutive area of blocks can be unlocked at any one time. It is not possible to unlock multiple areas.

Figure 19. Blocks Unlock Operation



Note: Three address cycles are required for 2,4 and 8 Gb devices. The 512Mb and 1Gb devices only require two address cycles.

Blocks Lock-Down

The Lock-Down feature provides an additional level of protection. A Locked-down block cannot be unlocked by a software command. Locked-Down blocks can only be unlocked by setting the Write Protect signal to Low for a minimum of 100ns.

Only locked blocks can be locked-down. The command has no affect on unlocked blocks.

Refer to Figure 25., Command Latch AC Waveforms for details on how to issue the command.

Block Lock Status

In Block Lock mode (PRL High) the Block Lock Status of each block can be checked by issuing a Read Block Lock Status command (see Table 10.).

The command consists of:

- one bus cycle to give the command code
- three bus cysles to give the block address


After this, a read cycle will then output the Block Lock Status on the I/O pins on the falling edge of Chip Enable or Read Enable, whichever occurs last. Chip Enable or Read Enable do not need to be toggled to update the status.

The Read Block Lock Status command will not be accepted while the device is busy (RB Low).

The device will remain in Read Block Lock Status mode until another command is issued.

If the device is not in the Block Lock mode (PRL Low) the Block Status can be read in the Status Register using the Read Status Register command.

Figure 20. Read Block Lock Status Operation



Note: Three address cycles are required for 2,4 and 8 Gb devices. The 512Mb and 1Gb devices only require two address cycles.

Table 16. Block Lock Status

Status	1/07-1/03	I/O2	I/O1	I/O0
Locked	Х	0	1	0
Unlocked	Х	1	1	0
Locked-Down	Х	0	0	1
Unlocked in Locked- Down Area	Х	1	0	1

Note: X = Don't Care.




Figure 21. Block Protection State Diagram

Note: PRL must be High for the software commands to be accepted.

SOFTWARE ALGORITHMS

This section gives information on the software algorithms that ST recommends to implement to manage the Bad Blocks and extend the lifetime of the NAND device.

NAND Flash memories are programmed and erased by Fowler-Nordheim tunneling using a high voltage. Exposing the device to a high voltage for extended periods can cause the oxide layer to be damaged. For this reason, the number of program and erase cycles is limited (see Table 18. for value) and it is recommended to implement Garbage Collection, a Wear-Leveling Algorithm and an Error Correction Code, to extend the number of program and erase cycles and increase the data retention.

To help integrate a NAND memory into an application ST Microelectronics can provide:

- A Demo board with NAND simulation software for PCs
- File System OS Native reference software, which supports the basic commands of file management.

Contact the nearest ST Microelectronics sales office for more details.

Bad Block Management

Devices with Bad Blocks have the same quality level and the same AC and DC characteristics as devices where all the blocks are valid. A Bad Block does not affect the performance of valid blocks because it is isolated from the bit line and common source line by a select transistor.

The devices are supplied with all the locations inside valid blocks erased (FFh). The Bad Block Information is written prior to shipping. Any block, where the 1st and 6th Bytes, or 1st Word, in the spare area of the 1st page, does not contain FFh, is a Bad Block.

The Bad Block Information must be read before any erase is attempted as the Bad Block Information may be erased. For the system to be able to recognize the Bad Blocks based on the original information it is recommended to create a Bad Block table following the flowchart shown in Figure 22.

Block Replacement

Over the lifetime of the device additional Bad Blocks may develop. In this case the block has to be replaced by copying the data to a valid block. These additional Bad Blocks can be identified as attempts to program or erase them will give errors in the Status Register.

As the failure of a page program operation does not affect the data in other pages in the same block, the block can be replaced by re-programming the current data and copying the rest of the replaced block to an available valid block. The Copy Back Program command can be used to copy the data to a valid block.

See the "Copy Back Program" section for more details.

Refer to Table 17. for the recommended procedure to follow if an error occurs during an operation.

Table 17. Block Failure

Operation	Recommended Procedure	
Erase	Block Replacement	
Program	Block Replacement or ECC	
Read	ECC	

Figure 22. Bad Block Management Flowchart





Figure 23. Garbage Collection



Garbage Collection

When a data page needs to be modified, it is faster to write to the first available page, and the previous page is marked as invalid. After several updates it is necessary to remove invalid pages to free some memory space.

To free this memory space and allow further program operations it is recommended to implement a Garbage Collection algorithm. In a Garbage Collection software the valid pages are copied into a free area and the block containing the invalid pages is erased (see Figure 23.).

Wear-leveling Algorithm

For write-intensive applications, it is recommended to implement a Wear-leveling Algorithm to monitor and spread the number of write cycles per block.

In memories that do not use a Wear-Leveling Algorithm not all blocks get used at the same rate. Blocks with long-lived data do not endure as many write cycles as the blocks with frequently-changed data.

The Wear-leveling Algorithm ensures that equal use is made of all the available write cycles for each block. There are two wear-leveling levels:

- First Level Wear-leveling, new data is programmed to the free blocks that have had the fewest write cycles
- Second Level Wear-leveling, long-lived data is copied to another block so that the original block can be used for more frequentlychanged data.

The Second Level Wear-leveling is triggered when the difference between the maximum and the minimum number of write cycles per block reaches a specific threshold.


Error Correction Code

An Error Correction Code (ECC) can be implemented in the Nand Flash memories to identify and correct errors in the data.

For every 2048 bits in the device it is recommended to implement 22 bits of ECC (16 bits for line parity plus 6 bits for column parity).

An ECC model is available in VHDL or Verilog. Contact the nearest ST Microelectronics sales office for more details.

Figure 24. Error Detection



477

Hardware Simulation Models

Behavioral simulation models. Denali Software Corporation models are platform independent functional models designed to assist customers in performing entire system simulations (typical VHDL/Verilog). These models describe the logic behavior and timings of NAND Flash devices, and so allow software to be developed before hardware.

IBIS simulations models. IBIS (I/O Buffer Information Specification) models describe the behav-

ior of the I/O buffers and electrical characteristics of Flash devices.

These models provide information such as AC characteristics, rise/fall times and package mechanical data, all of which are measured or simulated at voltage and temperature ranges wider than those allowed by target specifications.

IBIS models are used to simulate PCB connections and can be used to resolve compatibility issues when upgrading devices. They can be imported into SPICETOOLS.

PROGRAM AND ERASE TIMES AND ENDURANCE CYCLES

The Program and Erase times and the number of Program/ Erase cycles per block are shown in Table 18.

Table 18. Program, Erase Times and Program Erase Endurance Cycles

Parameters			Unit	
raidilleters	Min	Тур	Max	Oille
Page Program Time		300	700	μs
Block Erase Time		2	3	ms
Program/Erase Cycles (per block)	100,000			cycles
Data Retention	10			years

MAXIMUM RATING

Stressing the device above the ratings listed in Table 19., Absolute Maximum Ratings, may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 19. Absolute Maximum Ratings

Symbol	Parameter	Va	Unit		
Symbol	Farameter	Min	Max	Offic	
T _{BIAS}	Temperature Under Bias		- 50	125	°C
T _{STG}	Storage Temperature	– 65	150	°C	
V _{IO} ⁽¹⁾	Input or Output Voltage	1.8V devices	- 0.6	2.7	V
VIO V		3 V devices	- 0.6	4.6	V
V _{DD}	Supply Voltage	1.8V devices	- 0.6	2.7	V
↓ DD	Oupply Voltage	3 V devices	- 0.6	4.6	V

Note: 1. Minimum Voltage may undershoot to -2V for less than 20ns during transitions on input and I/O pins. Maximum voltage may overshoot to V_{DD} + 2V for less than 20ns during transitions on I/O pins.

477

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measure-

ment Conditions summarized in Table 20., Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 20. Operating and AC Measurement Conditions

Parameter		NAND	Flash	Units
Farameter		Min	Max	Units
Supply Voltage (V _{DD})	1.8V devices		1.95	V
Supply voltage (VDD)	3V devices	2.7	3.6	V
Ambient Temperature (T.)	Grade 1	0	70	°C
Ambient Temperature (T _A)	Grade 6	-40	85	°C
	1.8V devices	30		pF
Load Capacitance (C _L) (1 TTL GATE and C _L)	3V devices (2.7 - 3.6V)	50		pF
	3V devices (3.0 - 3.6V)	100		pF
Innut Dulgge Veltage	1.8V devices	0	V_{DD}	V
Input Pulses Voltages	3V devices	0.4	2.4	V
lanut and Output Timing Def Voltages	1.8V devices	0	.9	V
Input and Output Timing Ref. Voltages	3V devices	1.5		V
Output Circuit Resistor R _{ref}	8.35		kΩ	
Input Rise and Fall Times		į	5	ns

Table 21. Capacitance

Symbol	Parameter Test Condition Typ		Тур	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V		10	pF
C _{I/O}	Input/Output Capacitance	V _{IL} = 0V		10	pF

Note: $T_A = 25$ °C, f = 1 MHz. C_{IN} and $C_{I/O}$ are not 100% tested.

Table 22. DC Characteristics, 1.8V Devices

Symbol	Paramete	er	Test Conditions	Min	Тур	Max	Unit
I _{DD1}	Operating	Sequential Read	t_{RLRL} minimum \overline{E} =V _{IL,} I _{OUT} = 0 mA	-	8	15	mA
I _{DD2}	Current	Program	-	-	8	15	mA
I _{DD3}		Erase	-	-	8	15	mA
I _{DD5}	Standby Current	Standby Current (CMOS)		-	10	50	μA
ILI	Input Leakage Current		V _{IN} = 0 to V _{DD} max	-	-	±10	μA
ILO	Output Leakage	Current	V _{OUT} = 0 to V _{DD} max	-	-	±10	μA
V _{IH}	Input High Vo	ltage	-	V _{DD} -0.4	-	V _{DD} +0.3	V
VIL	Input Low Vo	ltage	-	-0.3	-	0.4	V
Voн	Output High Volta	age Level	I _{OH} = -100μA	V _{DD} -0.1	-	-	V
V _{OL}	Output Low Volta	ige Level	I _{OL} = 100μA	-	-	0.1	V
I _{OL} (RB)	Output Low Current (RB)		V _{OL} = 0.1V	3		4	mA
V _{LKO}	V _{DD} Supply Voltage (Erase and Program lockout)		-	-	-	1.5	V

Table 23. DC Characteristics, 3V Devices

Symbol	Parameter		Test Conditions	Min	Тур	Max	Unit
I _{DD1}	Operating	Sequential Read	t_{RLRL} minimum \overline{E} =V _{IL,} I _{OUT} = 0 mA	-	10	20	mA
I _{DD2}	Current	Program	-	-	10	20	mA
I _{DD3}		Erase	-	-	10	20	mA
I _{DD4}	Standby currer	nt (TTL)	E=V _{IH} , WP=0/V _{DD}			1	mA
I _{DD5}	Standby Current (CMOS)		E=V _{DD} -0.2, WP=0/V _{DD}	-	10	50	μА
ILI	Input Leakage	Current	V _{IN} = 0 to V _{DD} max	-	-	±10	μA
ILO	Output Leakage	Current	V _{OUT} = 0 to V _{DD} max	-	-	±10	μA
VIH	Input High Vo	oltage	-	2.0	-	V _{DD} +0.3	V
VIL	Input Low Vo	ltage	-	-0.3	-	0.8	V
Voн	Output High Volta	age Level	I _{OH} = -100μA	2.4	-	-	V
V _{OL}	Output Low Volta	age Level	I _{OL} = 100μA	-	-	0.4	V
I _{OL} (RB)	Output Low Current (RB)		V _{OL} = 0.4V	8		10	mA
V _{LKO}	V _{DD} Supply Voltage Program loc		-	-	-	2.5	V

Table 24. AC Characteristics for Command, Address, Data Input

Symbol	Alt. Symbol	Parameter	Parameter						
t _{ALLWL}	tals	Address Latch Low to Write Enable Low	AL Setup time	Min	0	0	ns		
t _{ALHWL}	TALS	Address Latch High to Write Enable Low	AL Setup time	IVIIII	U		115		
t _{CLHWL}	toro	Command Latch High to Write Enable Low	CL Setup time	Min	0	0	ns		
t _{CLLWL}	tCLS	Command Latch Low to Write Enable Low	CL Setup time	IVIIII			115		
t _{DVWH}	t _{DS}	Data Valid to Write Enable High	Data Setup time	Min	20	20	ns		
t _{ELWL}	tcs	Chip Enable Low to Write Enable Low	E Setup time	Min	0	0	ns		
t _{WHALH}	t _{ALH}	Write Enable High to Address Latch High	AL Hold time	Min	10	10	ns		
twhclh	+	Write Enable High to Command Latch High	CL hold time	Min	10	10			
t _{WHCLL}	t _{CLH}	Write Enable High to Command Latch Low	CL noid time	IVIIII	10		ns		
t _{WHDX}	t _{DH}	Write Enable High to Data Transition	Data Hold time	Min	10	10	ns		
twheh	tch	Write Enable High to Chip Enable High	E Hold time	Min	10	10	ns		
t _{WHWL}	t _{WH}	Write Enable High to Write Enable Low	W High Hold time	Min	20	20	ns		
twLwH	t _{WP}	Write Enable Low to Write Enable High	W Pulse Width	Min	25 ⁽¹⁾	25 ⁽¹⁾	ns		
t _{WLWL}	t _{WC}	Write Enable Low to Write Enable Low	Write Cycle time	Min	60	50	ns		

Note: 1. If t_{ELWL} is less than 10ns, t_{WLWH} must be minimum 35ns, otherwise, t_{WLWH} may be minimum 25ns.

Table 25. AC Characteristics for Operations

Symbol	Alt. Symbol		Parameter		1.8V Devices	3V Devices	Unit
t _{ALLRL1}	tes	Address Latch Low to	Read Electronic Signature	Min	10	10	ns
t _{ALLRL2}	t _{AR}	Read Enable Low	Read Enable Low Read cycle		10	10	ns
t _{BHRL}	t _{RR}	Ready/Busy High to Re	ead Enable Low	Min	20	20	ns
t _{BLBH1}			Read Busy time	Max	25	25	μs
t _{BLBH2}	tpROG		Program Busy time	Max	700	700	μs
t _{BLBH3}	tBERS	Ready/Busy Low to	Erase Busy time	Max	3	3	ms
t _{BLBH4}		Ready/Busy High	Reset Busy time, during ready	Max	5	5	μs
to. o	topov		Cacho Rusy timo	Тур	3	3	μs
^t BLBH5	t _{CBSY}		Cache Busy time	Max	500	500	μs
			Reset Busy time, during read	Max	5	5	μs
t _{WHBH1}	trst	Write Enable High to Ready/Busy High	Reset Busy time, during program	Max	10	10	μs
			Reset Busy time, during erase	Max	500	500	μs
tCLLRL	t _{CLR}	Command Latch Low to	o Read Enable Low	Min	10	10	ns
t _{DZRL}	t _{IR}	Data Hi-Z to Read Ena	ble Low	Min	0	0	ns
t _{EHBH}	t _{CRY}	Chip Enable High to Re	Chip Enable High to Ready/Busy High (E intercepted read)				ns
t _{EHEL}	tCEH	Chip Enable High to Cl	Chip Enable High to Chip Enable Low ⁽²⁾				ns
t _{EHQZ}	tcHZ	Chip Enable High to O	Chip Enable High to Output Hi-Z				ns
t _{ELQV}	tCEA	Chip Enable Low to Ou	ıtput Valid	Max	45	45	ns
t _{RHBL}	t _{RB}	Read Enable High to R	leady/Busy Low	Max	100	100	ns
t _{RHRL}	tREH	Read Enable High to Read Enable Low	Read Enable High Hold time	Min	20	20	ns
toucz	touz	Read Enable High to C	Nutrout Hi-7	Min	15	15	ns
trhqz	tRHZ	Read Enable Flighto C	ouput Fii-Z	Max	30	30	115
t _{RLRH}	t _{RP}	Read Enable Low to Read Enable High	Read Enable Pulse Width	Min	25	25	ns
t _{RLRL}	t _{RC}	Read Enable Low to Read Enable Low	Read Cycle time	Min	60	50	ns
		Read Enable Low to	Read Enable Access time		05	0.5	
t _{RLQV}	t _{REA}	Output Valid	Read ES Access time ⁽³⁾	Max	35	35	ns
t _{WHBH}	t _R	Write Enable High to Ready/Busy High			25	25	μs
t _{WHBL}	t _{WB}	Write Enable High to Ready/Busy Low		Max	100	100	ns
t _{WHRL}	t _{WHR}	Write Enable High to R	ead Enable Low	Min	60	60	ns
t _{WLWL}	t _{WC}	Write Enable Low to Write Enable Low	Write Cycle time	Min	60	50	ns

Note: 1. The time to Ready depends on the value of the pull-up resistor tied to the Ready/Busy pin. See Figures 35, 36 and 37.

2. To break the sequential read cycle, E must be held High for longer than t_{EHEL}.

3. ES = Electronic Signature.

Figure 25. Command Latch AC Waveforms






Figure 26. Address Latch AC Waveforms




Note: A fifth address cycle is required for 2Gb, 4Gb and 8Gb devices.

Figure 27. Data Input Latch AC Waveforms



Note: Data In Last is 2112 in x8 devices and 1056 in x16 devices.

Figure 28. Sequential Data Output after Read AC Waveforms



Note: 1. CL = Low, AL = Low, $\overline{W} = High$.







Figure 30. Read Electronic Signature AC Waveform



Note: 1. Refer to Table 14. for the values of the Manufacturer and Device Codes, and to Table 15. for the information contained in Byte4.




Figure 31. Page Read Operation AC Waveform

Note: A fifth address cycle is required for 2Gb, 4Gb and 8Gb devices.





Figure 32. Page Program AC Waveform


Note: A fifth address cycle is required for 2Gb, 4Gb and 8Gb devices.

Figure 33. Block Erase AC Waveform



Note: Address cycle 3 is required for 2Gb, 4Gb and 8Gb devices only.

Figure 34. Reset AC Waveform



Ready/Busy Signal Electrical Characteristics

Figures 36, 35 and 37 show the electrical characteristics for the Ready/Busy signal. The value required for the resistor R_P can be calculated using the following equation:

$$R_{P}min = \frac{(V_{DDmax} - V_{OLmax})}{I_{OL} + I_{L}}$$

So,

$$R_{P}min(1.8V) = \frac{1.85V}{3mA + I_{L}}$$

$$R_{\mathbf{P}}\min(3V) = \frac{3.2V}{8mA + I_{\mathbf{L}}}$$

where I_L is the sum of the input currents of all the devices tied to the Ready/Busy signal. R_P max is determined by the maximum value of t_r .

Figure 35. Ready/Busy AC Waveform




Figure 36. Ready/Busy Load Circuit





Figure 37. Resistor Value Versus Waveform Timings For Ready/Busy Signal




Note: T = 25°C.

477

PACKAGE MECHANICAL

Figure 38. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20 mm, Package Outline



Note: Drawing is not to scale.

Table 26. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20 mm, Package Mechanical Data

Symbol		millimeters			inches		
Зушьог	Тур	Min	Max	Тур	Min	Max	
А			1.200			0.0472	
A1	0.100	0.050	0.150	0.0039	0.0020	0.0059	
A2	1.000	0.950	1.050	0.0394	0.0374	0.0413	
В	0.220	0.170	0.270	0.0087	0.0067	0.0106	
С		0.100	0.210		0.0039	0.0083	
СР			0.080			0.0031	
D1	12.000	11.900	12.100	0.4724	0.4685	0.4764	
E	20.000	19.800	20.200	0.7874	0.7795	0.7953	
E1	18.400	18.300	18.500	0.7244	0.7205	0.7283	
е	0.500	-	_	0.0197	_		
L	0.600	0.500	0.700	0.0236	0.0197	0.0276	
L1	0.800			0.0315			
α	3°	0°	5°	3°	0°	5°	




Figure 39. USOP48 – lead Plastic Ultra Thin Small Outline,12x17 mm, Package Outline

Note: Drawing not to scale.

Table 27. USOP48 – lead Plastic Ultra Thin Small Outline, 12x17mm, Package Mechanical Data

Councile of		millimeters			inches			
Symbol	Тур	Min	Max	Тур	Min	Max		
А		0.48	0.65		0.019	0.026		
A1		0.00	0.10		0.000	0.004		
A2	0.52	0.48	0.56	0.020	0.019	0.022		
b	0.16	0.13	0.23	0.006	0.005	0.009		
С	0.10	0.08	0.17	0.004	0.003	0.007		
D1	12.00	11.90	12.10	0.472	0.469	0.476		
ddd			0.06			0.002		
E	17.00	16.80	17.20	0.669	0.661	0.677		
E1	15.40	15.30	15.50	0.606	0.602	0.610		
е	0.50	_	_	0.020	_	_		
L	0.55	0.45	0.65	0.022	0.018	0.026		
L1	0.25	_	-	0.010	_	_		
q		0	5		0	5		




Figure 40. VFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Outline

Note: Drawing is not to scale

Table 28. VFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data

Cumbal		millimeters			inches		
Symbol	Тур	Min	Max	Тур	Min	Max	
А			1.05			0.0413	
A1		0.25			0.0098		
A2			0.70			0.0276	
b	0.45	0.40	0.50	0.0177	0.0157	0.0197	
D	9.50	9.40	9.60	0.3740	0.3701	0.3780	
D1	4.00			0.1575			
D2	7.20			0.2835			
ddd			0.10			0.0039	
E	12.00	11.90	12.10	0.4724	0.4685	0.4764	
E1	5.60			0.2205			
E2	8.80			0.3465			
е	0.80	_	_	0.0315	-	_	
FD	2.75			0.1083			
FD1	1.15			0.0453			
FE	3.20			0.1260			
FE1	1.60			0.0630			
SD	0.40			0.0157			
SE	0.40			0.0157			




Figure 41. TFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Outline

Note: Drawing is not to scale

Table 29. TFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data

Crosshal		millimeters		inches			
Symbol	Тур	Min	Max	Тур	Min	Max	
А			1.20			0.0472	
A1		0.25			0.0098		
A2	0.80			0.0315			
b	0.45	0.40	0.50	0.0177	0.0157	0.0197	
D	9.50	9.40	9.60	0.3740	0.3701	0.3780	
D1	4.00			0.1575			
D2	7.20			0.2835			
ddd			0.10			0.0039	
E	12.00	11.90	12.10	0.4724	0.4685	0.4764	
E1	5.60			0.2205			
E2	8.80			0.3465			
е	0.80	-	_	0.0315	-	_	
FD	2.75			0.1083			
FD1	1.15			0.0453			
FE	3.20			0.1260			
FE1	1.60			0.0630			
SD	0.40			0.0157			
SE	0.40			0.0157			





Figure 42. LFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Outline

Table 30. LFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data

Symbol	millimeters			inches		
	Тур	Min	Max	Тур	Min	Max
А			1.400			0.0551
A1		0.250			0.0098	
A2		0.800			0.0315	
b	0.450	0.400	0.500	0.0177	0.0157	0.0197
D	8.500	8.400	8.600	0.3346	0.3307	0.3386
D1	4.000			0.1575		
D2	7.200			0.2835		
ddd			0.100			0.0039
E	15.000	14.900	15.100	0.5906	0.5866	0.5945
E1	5.600			0.2205		
E2	8.800			0.3465		
е	0.800	_	_	0.0315	_	_
FD	2.250			0.0886		
FD1	0.650			0.0256		
FE	4.700			0.1850		
FE1	3.100			0.1220		
SD	0.400	_	_	0.0157	_	_
SE	0.400	_	_	0.0157	_	_

PART NUMBERING

Table 31. Ordering Information Scheme



blank = Standard Packing

T = Tape & Reel Packing

E = Lead Free Package, Standard Packing

F = Lead Free Package, Tape & Reel Packing

Devices are shipped from the factory with the memory content bits, in valid blocks, erased to '1'. For further information on any aspect of this device, please contact your nearest ST Sales Office.

REVISION HISTORY

Table 32. Document Revision History

Date	Version	Revision Details
25-Feb-2005	1	First Issue

A7/

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com