Synchronous PWM Controller

The NCP3020 is a PWM device designed to operate from a wide input range and is capable of producing an output voltage as low as 0.6 V. The NCP3020 provides integrated gate drivers and an internally set 300 kHz (NCP3020A) or 600 kHz (NCP3020B) oscillator. The NCP3020 also has an externally compensated transconductance error amplifier with an internally fixed soft-start. Protection features include lossless current limit and short circuit protection, output overvoltage protection, output undervoltage protection, and input undervoltage lockout. The NCP3020 is currently available in a SOIC-8 package.

Features

- Input Voltage Range from 4.7 V to 28 V
- 300 kHz Operation (NCP3020B 600 kHz)
- 0.6 V Internal Reference Voltage
- Internally Programmed 6.8 ms Soft-Start (NCP3020B 4.4 ms)
- Current Limit and Short Circuit Protection
- Transconductance Amplifier with External Compensation
- Input Undervoltage Lockout
- Output Overvoltage and Undervoltage Detection
- NCV Prefix for Automotive and Other Applications Requiring Site and Change Controls
- This is a Pb–Free Device




Figure 1. Typical Application Circuit



ON Semiconductor®

http://onsemi.com



SOIC-8 NB CASE 751


MARKING DIAGRAM



3020x = Specific Device Code

- x = A or B
- A = Assembly Location L = Wafer Lot
- L = Wafer Lot Y = Year
- Y = Year W - Work Week
 - = Pb-Free Package

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping [†]			
NCP3020ADR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel			
NCP3020BDR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel			
NCV3020ADR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel			
NCV3020BDR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel			

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 2. NCP3020 Block Diagram

Pin	Pin Name	Description
1	V _{CC}	The V_{CC} pin is the main voltage supply input. It is also used in conjunction with the VSW pin to sense current in the high side MOSFET.
2	COMP	The COMP pin connects to the output of the Operational Transconductance Amplifier (OTA) and the positive terminal of the PWM comparator. This pin is used in conjunction with the FB pin to compensate the voltage mode control feedback loop.
3	FB	The FB pin is connected to the inverting input of the OTA. This pin is used in conjunction with the COMP pin to compensate the voltage mode control feedback loop.
4	GND	Ground Pin
5	LSDR	The LSDR pin is connected to the output of the low side driver which connects to the gate of the low side N–FET. It is also used to set the threshold of the current limit circuit (I_{SET}) by connecting a resistor from LSDR to GND.
6	VSW	The VSW pin is the return path for the high side driver. It is also used in conjunction with the V_{CC} pin to sense current in the high side MOSFET.
7	HSDR	The HSDR pin is connected to the output of the high side driver which connects to the gate of the high side N-FET.
8	BST	The BST pin is the supply rail for the gate drivers. A capacitor must be connected between this pin and the VSW pin.

Rating	Symbol	V _{MAX}	V _{MIN}	Unit
High Side Drive Boost Pin	BST	45	-0.3	V
Boost to V _{SW} differential voltage	BST-V _{SW}	13.2	-0.3	V
COMP	COMP	5.5	-0.3	V
Feedback	FB	5.5	-0.3	V
High-Side Driver Output	HSDR	40	-0.3	V
Low-Side Driver Output	LSDR	13.2	-0.3	V
Main Supply Voltage Input	V _{CC}	40	-0.3	V
Switch Node Voltage	V _{SW}	40	-0.6	V
Maximum Average Current V _{CC} , BST, HSDRV, LSDRV, V _{SW} , GND	I _{max}	1	30	mA
Operating Junction Temperature Range (Note 1)	TJ	-40 to +140		°C
Maximum Junction Temperature	T _{J(MAX)}	+150		°C
Storage Temperature Range	T _{stg}	-55 to +150		°C
Thermal Characteristics (Note 2) SOIC-8 Plastic Package Thermal Resistance Junction-to-Air	R _{θJA}	1	65	°C/W
Lead Temperature Soldering (10 sec): Reflow (SMD styles only) Pb-Free (Note 3)	R _F	260 Peak		°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. The maximum package power dissipation limit must not be exceeded.

$$\mathsf{P}_\mathsf{D} = \frac{\mathsf{T}_\mathsf{J(max)} - \mathsf{T}_\mathsf{A}}{\mathsf{R}_{\theta\mathsf{J}\mathsf{A}}}$$

2. When mounted on minimum recommended FR-4 or G-10 board

3. 60–180 seconds minimum above 237°C.

ELECTRICAL CHARACTERISTICS	(-40°C < T _J < +125°C, V _{CC} = 12 V, for min/r	max values unless otherwise noted)
-----------------------------------	---	------------------------------------

Characteristic Input Voltage Range		Conditions	Min	Тур	Max	Unit
		_	4.7		28	V
SUPPLY CURRENT				•	• •	
V _{CC} Supply Current	NCP3020A	V_{FB} = 0.55 V, Switching, V_{CC} = 4.7 V	_	5.5	8.0	mA
		V_{FB} = 0.55 V, Switching, V_{CC} = 28 V	-	7.0	11	mA
V _{CC} Supply Current	NCP3020B	V_{FB} = 0.55 V, Switching, V_{CC} = 4.7 V	_	5.9	10	mA
		V_{FB} = 0.55 V, Switching, V_{CC} = 28 V	-	7.8	13	mA
UNDER VOLTAGE LOC	KOUT					
UVLO Rising Threshold		V _{CC} Rising Edge	4.0	4.3	4.7	V
UVLO Falling Threshold		V _{CC} Falling Edge	3.5	3.9	4.3	V
OSCILLATOR						
Oscillator Frequency	NCP3020A	T_{J} = +25°C, 4.7 V \leq V _{CC} \leq 28 V	250	300	350	kHz
		T_J = -40°C to +125°C, 4.7 V \leq V_{CC} \leq 28 V	240	300	360	kHz
Oscillator Frequency	NCP3020B	T_{J} = +25°C, 4.7 V $\leq V_{CC} \leq$ 28 V	550	600	650	kHz
		T_J = -40°C to +125°C, 4.7 V \leq V_{CC} \leq 28 V	530	600	670	kHz
Ramp-Amplitude Voltag	е	V _{peak} – V _{alley} (Note 4)	-	1.5	-	V
Ramp Valley Voltage			0.46	0.70	0.88	V
PWM						
Minimum Duty Cycle		(Note 4)	-	7.0	-	%
Maximum Duty Cycle	NCP3020A NCP3020B		80 75	84 80		%
Soft Start Ramp Time	NCP3020A NCP3020B	V _{FB} = V _{COMP}		6.8 4.4		ms
ERROR AMPLIFIER (G	M)					
Transconductance			0.9	1.4	1.9	mS
Open Loop dc Gain		(Notes 4 and 6)	-	70	-	dB
Output Source Current		V _{FB} = 545 mV	45	75	100	μA
Output Sink Current		V _{FB} = 655 mV	45	75	100	μA
FB Input Bias Current			-	0.5	500	nA
Feedback Voltage		$\begin{array}{c} T_{J} = 25^{\circ}C \\ 4.7 \ V < V_{CC} < V_{IN} < 28 \ V, \ -40^{\circ}C < T_{J} < +125^{\circ}C \end{array}$	0.591 0.588	0.6 0.6	0.609 0.612	V V
COMP High Voltage		V _{FB} = 0.55 V	4.0	4.4	5.0	V
COMP Low Voltage		V _{FB} = 0.65 V	-	72	250	mV
OUTPUT VOLTAGE FA	ULTS				•	
Feedback OOV Thresho	old		0.66	0.75	0.84	V
Feedback OUV Thresho	ld		0.42	0.45	0.48	V
OVERCURRENT						
ISET Source Current			7.0	13	18	μA
Current Limit Set Voltage (Note 5)		T _J = 25°C, R _{SET} = 22.5 kΩ			1	

4. Guaranteed by design.

5. The voltage sensed across the high side MOSFET during conduction. 6. This assumes 100 pF capacitance to ground on the COMP Pin and a typical internal R_o of > 10 M Ω . 7. This is not a protection feature.

$\label{eq:expectation} \textbf{ELECTRICAL CHARACTERISTICS} \ (-40^{\circ}C < T_J < +125^{\circ}C, \ V_{CC} = 12 \ V, \ \text{for min/max values unless otherwise noted})$


Characteristic	Conditions	Min	Тур	Max	Unit
GATE DRIVERS AND BOOST CLA	MP				
HSDRV Pullup Resistance	T_J = 25°C, V_{CC} = 8 V, V_{BST} = 7.5 V, V_{SW} = GND 100 mA out of HSDR pin	5.0	11	20	Ω
HSDRV Pulldown Resistance	T_J = 25°C, V_{CC} = 8 V, V_{BST} = 7.5 V, V_{SW} = GND 100 mA into HSDR pin	2.0	5.0	11.5	Ω
LSDRV Pullup Resistance	T_J = 25°C, V_{CC} = 8 V, V_{BST} = 7.5 V, V_{SW} = GND 100 mA out of LSDR pin	5.0	9.0	16	Ω
LSDRV Pulldown Resistance	T_J = 25°C, V_{CC} = 8 V, V_{BST} = 7.5 V, V_{SW} = GND 100 mA into LSDR pin	1.0	3.0	6.0	Ω
HSDRV Falling to LSDRV Rising Delay	V _{IN} = 12 V, V _{SW} = GND, V _{COMP} = 1.3 V	50	80	110	ns
LSDRV Falling to HSDRV Rising Delay	V _{IN} = 12 V, V _{SW} = GND, V _{COMP} = 1.3 V	60	80	120	ns
Boost Clamp Voltage	V _{IN} = 12 V, V _{SW} = GND, V _{COMP} = 1.3 V	5.5	7.5	9.6	V

THERMAL SHUTDOWN


Thermal Shutdown	(Notes 4 and 7)	-	165	-	°C
Hysteresis	(Notes 4 and 7)	-	20	-	°C


Guaranteed by design.
 The voltage sensed across the high side MOSFET during conduction.
 This assumes 100 pF capacitance to ground on the COMP Pin and a typical internal R_o of > 10 MΩ.
 This is not a protection feature.


TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS







TYPICAL PERFORMANCE CHARACTERISTICS









Figure 16. Soft–Start Time vs. Input Voltage and Temperature









Input = 12 V, Output = 3.3 V, Load = 5 A C1 (Yellow) = V_{IN} , C4 (Green) = V_{OUT} C2 (Red) = HSDR, C3 (Blue) = LSDR

Figure 19. Shutdown Waveforms



Input = 12 V, Output = 3.3 V, Load = 5 A C1 (Yellow) = V_{IN} , C4 (Green) = V_{OUT} C2 (Red) = HSDR, C3 (Blue) = LSDR

Figure 18. Soft-Start Waveforms



C1 (Yellow) = FB, C3 (Blue) = LSDR C2 (Red) = HSDR, C4 (Green) = V_{IN} Figure 20. Startup into a Current Limit

DETAILED DESCRIPTION

OVERVIEW

The NCP3020A/B operates as a 300/600 kHz, voltage mode, pulse width modulated, (PWM) synchronous buck converter. It drives high–side and low–side N–channel power MOSFETs. The NCP3020 incorporates an internal boost circuit consisting of a boost clamp and boost diode to provide supply voltage for the high side MOSFET gate driver. The NCP3020 also integrates several protection features including input undervoltage lockout (UVLO), output undervoltage (OUV), output overvoltage (OOV), adjustable high–side current limit (I_{SET} and I_{LIM}), and thermal shutdown (TSD).

The operational transconductance amplifier (OTA) provides a high gain error signal from Vout which is compared to the internal 1.5 V pk-pk ramp signal to set the duty cycle converter using the PWM comparator. The high side switch is turned on by the positive edge of the clock cycle going into the PWM comparator and flip flop following a non-overlap time. The high side switch is turned off when the PWM comparator output is tripped by the modulator ramp signal reaching a threshold level established by the error amplifier. The gate driver stage incorporates fixed non– overlap time between the high-side

and low-side MOSFET gate drives to prevent cross conduction of the power MOSFET's.

POR and UVLO

The device contains an internal Power On Reset (POR) and input Undervoltage Lockout (UVLO) that inhibits the internal logic and the output stage from operating until V_{CC} reaches its respective predefined voltage levels (4.3 V typical).

Startup and Shutdown

Once V_{CC} crosses the UVLO rising threshold the device begins its startup process. Closed–loop soft–start begins after a 400 µs delay wherein the boost capacitor is charged, and the current limit threshold is set. During the 400 µs delay the OTA output is set to just below the valley voltage of the internal ramp. This is done to reduce delays and to ensure a consistent pre–soft–start condition. The device increases the internal reference from 0 V to 0.6 V in 24 discrete steps while maintaining closed loop regulation at each step. Each step contains 64 switching cycles. Some overshoot may be evident at the start of each step depending on the voltage loop phase margin and bandwidth. The total soft–start time is 6.8 ms for the NCP3020A and 4.4 ms for the NCP3020B.




Figure 21. Soft-Start Details

OOV and OUV

The output voltage of the buck converter is monitored at the feedback pin of the output power stage. Two comparators are placed on the feedback node of the OTA to monitor the operating window of the feedback voltage as shown in Figures 22 and 23. All comparator outputs are ignored during the soft–start sequence as soft–start is regulated by the OTA and false trips would be generated. After the soft–start period has ended, if the feedback is below the reference voltage of comparator 2 (V_{FB} < 0.45 V), the output is considered "undervoltage" and the device will initiate a restart. When the feedback pin voltage rises between the reference voltages of comparator 1 and comparator 2 ($0.45 < V_{FB} < 0.75$), then the output voltage is considered "Power Good." Finally, if the feedback voltage is greater than comparator 1 ($V_{FB} > 0.75$ V), the output voltage is considered "overvoltage," and the device will latch off. To clear a latch fault, input voltage must be recycled. Graphical representation of the OOV and OUV is shown in Figures 24 and 25.




Figure 22. OOV and OUV Circuit Diagram




Figure 23. OOV and OUV Window Diagram






Figure 24. Powerup Sequence and Overvoltage Latch





CURRENT LIMIT AND CURRENT LIMIT SET

Overview

The NCP3020 uses the voltage drop across the High Side MOSFET during the on time to sense inductor current. The

 I_{Limit} block consists of a voltage comparator circuit which compares the differential voltage across the V_{CC} Pin and the V_{SW} Pin with a resistor settable voltage reference. The sense portion of the circuit is only active while the HS MOSFET is turned ON.




Figure 26. Iset / ILimit Block Diagram

Current Limit Set

The I_{Limit} comparator reference is set during the startup sequence by forcing a typically 13 μ A current through the low side gate drive resistor. The gate drive output will rise to a voltage level shown in the equation below:

$$V_{set} = I_{set} * R_{set}$$
 (eq. 1)


Where I_{SET} is 13 μA and R_{SET} is the gate to source resistor on the low side MOSFET.

This resistor is normally installed to prevent MOSFET leakage from causing unwanted turn on of the low side MOSFET. In this case, the resistor is also used to set the I_{Limit} trip level reference through the I_{Limit} DAC. The I_{set} process takes approximately 350 μ s to complete prior to Soft–Start stepping. The scaled voltage level across the I_{SET} resistor is converted to a 6 bit digital value and stored as the trip value. The binary I_{Limit} value is scaled and converted to the analog I_{Limit} reference voltage through a DAC counter. The DAC has 63 steps in 6.51 mV increments equating to a maximum sense voltage of 403 mV. During the I_{set} period

prior to Soft–Start, the DAC counter increments the reference on the I_{SET} comparator until it crosses the V_{SET} voltage and holds the DAC reference output to that count value. This voltage is translated to the I_{Limit} comparator during the I_{Sense} portion of the switching cycle through the switch cap circuit. See Figure 26. Exceeding the maximum sense voltage results in no current limit. Steps 0 to 10 result in an effective current limit of 0 mV.

Current Sense Cycle

Figure 27 shows how the current is sampled as it relates to the switching cycle. Current level 1 in Figure 27 represents a condition that will not cause a fault. Current level 2 represents a condition that will cause a fault. The sense circuit is allowed to operate below the 3/4 point of a given switching cycle. A given switching cycle's 3/4 T_{on} time is defined by the prior cycle's T_{on} and is quantized in 10 ns steps. A fault occurs if the sensed MOSFET voltage exceeds the DAC reference within the 3/4 time window of the switching cycle.



Each switching cycle's Ton is counted in 10 nS time steps. The 3/4 sample time value is held and used for the following cycle's limit sample time

Figure 27. ILimit Trip Point Description

Soft-Start Current limit

During soft-start the I_{SET} value is doubled to allow for inrush current to charge the output capacitance. The DAC reference is set back to its normal value after soft-start has completed.

V_{SW} Ringing

The I_{Limit} block can lose accuracy if there is excessive V_{SW} voltage ringing that extends beyond the 1/2 point of the high-side transistor on-time. Proper snubber design and keeping the ratio of ripple current and load current in the 10–30% range can help alleviate this as well.

Current Limit

A current limit trip results in completion of one switching cycle and subsequently half of another cycle T_{on} to account for negative inductor current that might have caused negative potentials on the output. Subsequently the power MOSFETs are both turned off and a 4 soft–start time period wait passes before another soft–start cycle is attempted.

Iave vs Trip Point

The average load trip current versus R_{SET} value is shown the equation below:

$$I_{AveTRIP} = \frac{I_{set} \times R_{set}}{R_{DS(on)}} - \frac{1}{4} \left[\frac{V_{IN} - V_{OUT}}{L} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_{SW}} \right]$$
(eq. 2)

Where:

$$\begin{split} L &= \text{Inductance (H)} \\ I_{\text{SET}} &= 13 \ \mu\text{A} \\ R_{\text{SET}} &= \text{Gate to Source Resistance }(\Omega) \\ R_{\text{DS(on)}} &= \text{On Resistance of the HS MOSFET }(\Omega) \\ V_{\text{IN}} &= \text{Input Voltage }(V) \\ V_{\text{OUT}} &= \text{Output Voltage }(V) \\ F_{\text{SW}} &= \text{Switching Frequency (Hz)} \end{split}$$

Boost Clamp Functionality

The boost circuit requires an external capacitor connected between the BST and V_{SW} pins to store charge for supplying the high and low–side gate driver voltage. This clamp circuit limits the driver voltage to typically 7.5 V when $V_{IN} > 9$ V, otherwise this internal regulator is in dropout and typically $V_{IN} - 1.25$ V.

The boost circuit regulates the gate driver output voltage and acts as a switching diode. A simplified diagram of the boost circuit is shown in Figure 28. While the switch node is grounded, the sampling circuit samples the voltage at the boost pin, and regulates the boost capacitor voltage. The sampling circuit stores the boost voltage while the V_{SW} is high and the linear regulator output transistor is reversed biased.




Figure 28. Boost Circuit

Reduced sampling time occurs at high duty cycles where the low side MOSFET is off for the majority of the switching period. Reduced sampling time causes errors in the regulated voltage on the boost pin. High duty cycle / input voltage induced sampling errors can result in increased boost ripple voltage or higher than desired DC boost voltage. Figure 29 outlines all operating regions.

The recommended operating conditions are shown in Region 1 (Green) where a 0.1 μ F, 25 V ceramic capacitor can be placed on the boost pin without causing damage to the device or MOSFETS. Larger boost ripple voltage occurring over several switching cycles is shown in Region 2 (Yellow).

The boost ripple frequency is dependent on the output capacitance selected. The ripple voltage will not damage the device or ± 12 V gate rated MOSFETs.

Conditions where maximum boost ripple voltage could damage the device or ± 12 V gate rated MOSFETs can be seen in Region 3 (Orange). Placing a boost capacitor that is no greater than 10X the input capacitance of the high side MOSFET on the boost pin limits the maximum boost voltage < 12 V. The typical drive waveforms for Regions 1, 2 and 3 (green, yellow, and orange) regions of Figure 29 are shown in Figure 30.




Figure 29. Safe Operating Area for Boost Voltage with a 0.1 μF Capacitor





Figure 30. Typical Waveforms for Region 1 (top), Region 2 (middle), and Region 3 (bottom)

To illustrate, a 0.1 μ F boost capacitor operating at > 80% duty cycle and > 22.5 V input voltage will exceed the specifications for the driver supply voltage. See Figure 31.





Inductor Selection

When selecting the inductor, it is important to know the input and output requirements. Some example conditions are listed below to assist in the process.

Design Para	Example Value	
Input Voltage	(V _{IN})	9 V to 18 V
Nominal Input Voltage	(V _{IN})	12 V
Output Voltage	(V _{OUT})	3.3 V
Input ripple voltage	(VIN _{RIPPLE})	300 mV
Output ripple voltage	(VOUT _{RIPPLE})	50 mV
Output current rating	(I _{OUT})	10 A
Operating frequency	(Fsw)	300 kHz

Table 1. DESIGN PARAMETERS

A buck converter produces input voltage (V_{IN}) pulses that are LC filtered to produce a lower dc output voltage (V_{OUT}). The output voltage can be changed by modifying the on time relative to the switching period (T) or switching frequency. The ratio of high side switch on time to the switching period is called duty cycle (D). Duty cycle can also be calculated using V_{OUT} , V_{IN} , the low side switch voltage drop V_{LSD} , and the High side switch voltage drop V_{HSD} .

$$\mathsf{F} = \frac{1}{\mathsf{T}} \qquad (\mathsf{eq. 3})$$

$$\mathsf{D} \,=\, \frac{\mathsf{T}_{\mathsf{ON}}}{\mathsf{T}} \,(-\,\mathsf{D}\,) \,=\, \frac{\mathsf{T}_{\mathsf{OFF}}}{\mathsf{T}} \tag{eq. 4}$$

$$D = \frac{V_{OUT} + V_{LSD}}{V_{IN} - V_{HSD} + V_{LSD}} \approx D = \frac{V_{OUT}}{V_{IN}}$$

$$(eq. 5)$$

$$\rightarrow 27.5\% = \frac{3.3 V}{12 V}$$


The ratio of ripple current to maximum output current simplifies the equations used for inductor selection. The formula for this is given in Equation 6.

$$ra = \frac{\Delta I}{I_{OUT}}$$
 (eq. 6)

The designer should employ a rule of thumb where the percentage of ripple current in the inductor lies between 10% and 40%. When using ceramic output capacitors the ripple current can be greater thus a user might select a higher ripple current, but when using electrolytic capacitors a lower ripple current will result in lower output ripple. Now, acceptable values of inductance for a design can be calculated using Equation 7.

$$\begin{split} L &= \frac{V_{OUT}}{I_{OUT} \cdot ra \cdot F_{SW}} \cdot (1 - D) \rightarrow 3.3 \, \mu \text{H} \\ &= \frac{3.3 \, \text{V}}{10 \, \text{A} \cdot 24\% \cdot 300 \, \text{kHz}} \cdot (1 - 27.5\%) \end{split}$$

The relationship between ra and L for this design example is shown in Figure 32.



V_{IN}, (V)

Figure 32. Ripple Current Ratio vs. Inductance

To keep within the bounds of the parts maximum rating, calculate the RMS current and peak current.

$$I_{\text{RMS}} = I_{\text{OUT}} \cdot \sqrt{1 + \frac{ra^2}{12}} \rightarrow 10.02 \text{ A}$$

= 10 A \cdot $\sqrt{1 + \frac{(0.24)^2}{12}}$ (eq. 8)
= $I_{\text{OUT}} \cdot \left(1 + \frac{ra}{2}\right) \rightarrow 11.2 \text{ A} = 10 \text{ A} \cdot \left(1 + \frac{(0.24)}{2}\right)$

An inductor for this example would be around $3.3 \,\mu\text{H}$ and should support an rms current of $10.02 \,\text{A}$ and a peak current of $11.2 \,\text{A}$.

I_{PK}

The final selection of an output inductor has both mechanical and electrical considerations. From a mechanical perspective, smaller inductor values generally correspond to smaller physical size. Since the inductor is often one of the largest components in the regulation system, a minimum inductor value is particularly important in space–constrained applications. From an electrical perspective, the maximum current slew rate through the output inductor for a buck regulator is given by Equation 10.

SlewRate_{LOUT} =
$$\frac{V_{IN} - V_{OUT}}{L_{OUT}} \rightarrow 2.6 \frac{A}{\mu s} = \frac{12 V - 3.3 V}{3.3 \mu H}$$
 (eq. 10)

This equation implies that larger inductor values limit the regulator's ability to slew current through the output inductor in response to output load transients. Consequently, output capacitors must supply the load current until the inductor current reaches the output load current level. This results in larger values of output capacitance to maintain tight output voltage regulation. In contrast, smaller values of inductance increase the regulator's maximum achievable slew rate and decrease the necessary capacitance, at the expense of higher ripple current. The peak–to–peak ripple current for the NCP3020A is given by the following equation:

$$I_{PP} = \frac{V_{OUT}(1 - D)}{L_{OUT} \cdot F_{SW}}$$
 (eq. 11)

Ipp is the peak to peak current of the inductor. From this equation it is clear that the ripple current increases as L_{OUT} decreases, emphasizing the trade-off between dynamic response and ripple current.

The power dissipation of an inductor consists of both copper and core losses. The copper losses can be further categorized into dc losses and ac losses. A good first order approximation of the inductor losses can be made using the DC resistance as they usually contribute to 90% of the losses of the inductor shown below:

$$LP_{CU} = I_{RMS}^{2} \cdot DCR \qquad (eq. 12)$$

The core losses and ac copper losses will depend on the geometry of the selected core, core material, and wire used. Most vendors will provide the appropriate information to make accurate calculations of the power dissipation then the total inductor losses can be capture buy the equation below:

$$LP_{tot} = LP_{CU_DC} + LP_{CU_AC} + LP_{Core} \quad (eq. 13)$$

Input Capacitor Selection

The input capacitor has to sustain the ripple current produced during the on time of the upper MOSFET, so it must have a low ESR to minimize the losses. The RMS value of this ripple is:

$$lin_{RMS} = I_{OUT} \cdot \sqrt{D} \cdot (1 - D)$$
 (eq. 14)

D is the duty cycle, Iin_{RMS} is the input RMS current, and I_{OUT} is the load current.

The equation reaches its maximum value with D = 0.5. Loss in the input capacitors can be calculated with the following equation:

$$\mathsf{P}_{\mathsf{CIN}} = \mathsf{ESR}_{\mathsf{CIN}} \cdot \left(\mathsf{I}_{\mathsf{IN}-\mathsf{RMS}}\right)^2 \qquad (\mathsf{eq. 15})$$

 P_{CIN} is the power loss in the input capacitors and ESR_{CIN} is the effective series resistance of the input capacitance. Due to large dI/dt through the input capacitors, electrolytic or ceramics should be used. If a tantalum must be used, it must by surge protected. Otherwise, capacitor failure could occur.

Input Start-up Current

To calculate the input startup current, the following equation can be used.

$$I_{\text{INRUSH}} = \frac{C_{\text{OUT}} \cdot V_{\text{OUT}}}{t_{\text{SS}}} \qquad (\text{eq. 16})$$

 I_{inrush} is the input current during startup, C_{OUT} is the total output capacitance, V_{OUT} is the desired output voltage, and t_{SS} is the soft start interval. If the inrush current is higher than the steady state input current during max load, then the input fuse should be rated accordingly, if one is used.

Output Capacitor Selection

The important factors to consider when selecting an output capacitor is dc voltage rating, ripple current rating, output ripple voltage requirements, and transient response requirements.

The output capacitor must be rated to handle the ripple current at full load with proper derating. The RMS ratings given in datasheets are generally for lower switching frequency than used in switch mode power supplies but a multiplier is usually given for higher frequency operation. The RMS current for the output capacitor can be calculated below:

$$Co_{RMS} = I_O \cdot \frac{ra}{\sqrt{12}}$$
 (eq. 17)

The maximum allowable output voltage ripple is a combination of the ripple current selected, the output capacitance selected, the equivalent series inductance (ESL) and ESR.

The main component of the ripple voltage is usually due to the ESR of the output capacitor and the capacitance selected.

$$V_{\text{ESR}_{C}} = I_{O} \cdot \text{ra} \cdot \left(\text{ESR}_{Co} + \frac{1}{8 \cdot F_{SW} \cdot \text{Co}} \right)$$
 (eq. 18)

The ESL of capacitors depends on the technology chosen but tends to range from 1 nH to 20 nH where ceramic capacitors have the lowest inductance and electrolytic capacitors then to have the highest. The calculated contributing voltage ripple from ESL is shown for the switch on and switch off below:

$$V_{ESLON} = \frac{ESL \cdot I_{PP} \cdot F_{SW}}{D}$$
 (eq. 19)

$$V_{\text{ESLOFF}} = \frac{\text{ESL} \cdot I_{\text{PP}} \cdot \text{F}_{\text{SW}}}{(1 - \text{D})} \qquad (\text{eq. 20})$$

The output capacitor is a basic component for the fast response of the power supply. In fact, during load transient, for the first few microseconds it supplies the current to the load. The controller immediately recognizes the load transient and sets the duty cycle to maximum, but the current slope is limited by the inductor value.

During a load step transient the output voltage initially drops due to the current variation inside the capacitor and the ESR (neglecting the effect of the effective series inductance (ESL)).

$$\Delta V_{OUT-ESR} = \Delta I_{TRAN} \cdot ESR_{Co} \qquad (eq. 21)$$

A minimum capacitor value is required to sustain the current during the load transient without discharging it. The voltage drop due to output capacitor discharge is approximated by the following equation:

$$\Delta V_{\text{OUT-DISCHG}} = \frac{\left(I_{\text{TRAN}}\right)^2 \cdot L_{\text{OUT}}}{C_{\text{OUT}} \cdot \left(V_{\text{IN}} - V_{\text{OUT}}\right)} \quad (\text{eq. 22})$$

In a typical converter design, the ESR of the output capacitor bank dominates the transient response. It should be noted that $\Delta VOUT$ -DISCHARGE and $\Delta VOUT$ -ESR are out of phase with each other, and the larger of these two voltages will determine the maximum deviation of the output voltage (neglecting the effect of the ESL).

Conversely during a load release, the output voltage can increase as the energy stored in the inductor dumps into the output capacitor. The ESR contribution from Equation 18 still applies in addition to the output capacitor charge which is approximated by the following equation:

$$\Delta V_{OUT-CHG} = \frac{\left(I_{TRAN}\right)^2 \cdot L_{OUT}}{C_{OUT} \cdot V_{OUT}} \qquad (eq. 23)$$

Power MOSFET Selection

Power dissipation, package size, and the thermal environment drive MOSFET selection. To adequately select the correct MOSFETs, the design must first predict its power dissipation. Once the dissipation is known, the thermal impedance can be calculated to prevent the specified maximum junction temperatures from being exceeded at the highest ambient temperature.

Power dissipation has two primary contributors: conduction losses and switching losses. The control or high-side MOSFET will display both switching and conduction losses. The synchronous or low-side MOSFET will exhibit only conduction losses because it switches into nearly zero voltage. However, the body diode in the synchronous MOSFET will suffer diode losses during the non-overlap time of the gate drivers.

Starting with the high-side or control MOSFET, the power dissipation can be approximated from:

$$P_{D_{CONTROL}} = P_{COND} + P_{SW_{TOT}}$$
 (eq. 24)

The first term is the conduction loss of the high-side MOSFET while it is on.

$$\mathsf{P}_{\mathsf{COND}} = \left(\mathsf{I}_{\mathsf{RMS}_\mathsf{CONTROL}}\right)^2 \cdot \mathsf{R}_{\mathsf{DS}(\mathsf{on})_\mathsf{CONTROL}} \ (\mathsf{eq. 25})$$

Using the ra term from Equation 6, I_{RMS} becomes:

$$I_{\text{RMS}_\text{CONTROL}} = I_{\text{OUT}} \cdot \sqrt{D \cdot \left(1 + \left(\frac{\text{ra}^2}{12}\right)\right)}$$
 (eq. 26)

The second term from Equation 24 is the total switching loss and can be approximated from the following equations.

$$\mathsf{P}_{\mathsf{SW}_\mathsf{TOT}} = \mathsf{P}_{\mathsf{SW}} + \mathsf{P}_{\mathsf{DS}} + \mathsf{P}_{\mathsf{RR}} \qquad (\mathsf{eq. 27})$$

The first term for total switching losses from Equation 27 includes the losses associated with turning the control MOSFET on and off and the corresponding overlap in drain voltage and current.

$$\begin{split} \mathsf{P}_{\mathsf{SW}} &= \mathsf{P}_{\mathsf{TON}} + \mathsf{P}_{\mathsf{TOFF}} \\ &= \frac{1}{2} \cdot \left(\mathsf{I}_{\mathsf{OUT}} \cdot \mathsf{V}_{\mathsf{IN}} \cdot f_{\mathsf{SW}} \right) \cdot \left(\mathsf{t}_{\mathsf{ON}} + \mathsf{t}_{\mathsf{OFF}} \right) \end{split} \tag{eq. 28}$$

where:

$$t_{ON} = \frac{\textbf{Q}_{GD}}{\textbf{I}_{G1}} = \frac{\textbf{Q}_{GD}}{\left(\textbf{V}_{BST} - \textbf{V}_{TH}\right) / \left(\textbf{R}_{HSPU} + \textbf{R}_{G}\right)} \quad (\text{eq. 29})$$

and:

$$t_{OFF} = \frac{\textbf{Q}_{GD}}{\textbf{I}_{G2}} = \frac{\textbf{Q}_{GD}}{\left(\textbf{V}_{BST} - \textbf{V}_{TH}\right) / \left(\textbf{R}_{HSPD} + \textbf{R}_{G}\right)} \quad (\text{eq. 30})$$

Next, the MOSFET output capacitance losses are caused by both the control and synchronous MOSFET but are dissipated only in the control MOSFET.

$$\mathsf{P}_{\mathsf{DS}} = \frac{1}{2} \cdot \mathsf{Q}_{\mathsf{OSS}} \cdot \mathsf{V}_{\mathsf{IN}} \cdot f_{\mathsf{SW}} \qquad (\mathsf{eq. 31})$$

Finally the loss due to the reverse recovery time of the body diode in the *synchronous* MOSFET is shown as follows:

$$\mathsf{P}_{\mathsf{R}\mathsf{R}} = \mathsf{Q}_{\mathsf{R}\mathsf{R}} \cdot \mathsf{V}_{\mathsf{I}\mathsf{N}} \cdot f_{\mathsf{S}\mathsf{W}} \qquad (\mathsf{eq. 32})$$

The low-side or synchronous MOSFET turns on into zero volts so switching losses are negligible. Its power dissipation only consists of conduction loss due to $R_{DS(on)}$ and body diode loss during the non-overlap periods.

$$P_{D_{SYNC}} = P_{COND} + P_{BODY}$$
 (eq. 33)

Conduction loss in the low-side or synchronous MOSFET is described as follows:


$$\mathsf{P}_{\mathsf{COND}} = \left(\mathsf{I}_{\mathsf{RMS}_\mathsf{SYNC}}\right)^2 \cdot \mathsf{R}_{\mathsf{DS}(\mathsf{on})_\mathsf{SYNC}} \quad (\mathsf{eq. 34})$$

where:

$$I_{\text{RMS}_{\text{SYNC}}} = I_{\text{OUT}} \cdot \sqrt{(1 - D) \cdot \left(1 + \left(\frac{ra^2}{12}\right)\right)}$$
 (eq. 35)

The body diode losses can be approximated as:

$$\mathbf{P}_{\mathsf{BODY}} = \mathbf{V}_{\mathsf{FD}} \cdot \mathbf{I}_{\mathsf{OUT}} \cdot f_{\mathsf{SW}} \cdot \left(\mathsf{NOL}_{\mathsf{LH}} + \mathsf{NOL}_{\mathsf{HL}}\right) \ (\mathsf{eq. 36})$$



 I_{G1} : output current from the high-side gate drive (HSDR) I_{G2} : output current from the low-side gate drive (LSDR)

 f_{SW} : switching frequency of the converter. NCP3020A is 300 kHz and NCP3020B is 600 kHz

 V_{BST} : gate drive voltage for the high-side drive, typically 7.5 V.

 Q_{GD} : gate charge plateau region, commonly specified in the MOSFET datasheet

 $V_{TH}\!\!:$ gate-to-source voltage at the gate charge plateau region

 $Q_{\mbox{OSS}}{\rm :}$ MOSFET output gate charge specified in the data sheet

 Q_{RR} : reverse recovery charge of the low-side or synchronous MOSFET, specified in the datasheet

 $R_{DS(on)_CONTROL}$: on resistance of the high–side, or control, MOSFET

 $R_{DS(on)_SYNC}$: on resistance of the low-side, or synchronous, MOSFET

 NOL_{LH} : dead time between the LSDR turning off and the HSDR turning on, typically 85 ns

NOL_{HL}: dead time between the HSDR turning off and the LSDR turning on, typically 75 ns

Once the MOSFET power dissipations are determined, the designer can calculate the required thermal impedance for each device to maintain a specified junction temperature at the worst case ambient temperature. The formula for calculating the junction temperature with the package in free air is:


$$T_{J} = T_{A} + P_{D} \cdot R_{\theta JA}$$

T_J: Junction Temperature

TA: Ambient Temperature

 P_D : Power Dissipation of the MOSFET under analysis $R_{\theta JA}$: Thermal Resistance Junction-to-Ambient of the MOSFET's package

As with any power design, proper laboratory testing should be performed to insure the design will dissipate the required power under worst case operating conditions. Variables considered during testing should include maximum ambient temperature, minimum airflow, maximum input voltage, maximum loading, and component variations (i.e. worst case MOSFET R_{DS(on)}).



Another consideration during MOSFET selection is their delay times. Turn-on and turn-off times must be short enough to prevent cross conduction. If not, there will be conduction from the input through both MOSFETs to ground. Therefore, the following conditions must be met.

$$t_{d(ON)_CONTROL} + NOL_{LH} > t_{d(OFF)_SYNC} + t_{f_SYNC}$$

and (eq. 37)

 $t_{(ON)_SYNC} + NOL_{HL} > t_{d(OFF)_CONTROL} + t_{f_CONTROL}$

The MOSFET parameters, $t_{d(ON)}$, t_r , $t_{d(OFF)}$ and t_f are can be found in their appropriate datasheets for specific conditions. NOL_{LH} and NOL_{HL} are the dead times which were described earlier and are 85 ns and 75 ns, respectively.

Feedback and Compensation

The NCP3020 is a voltage mode buck convertor with a transconductance error amplifier compensated by an external compensation network. Compensation is needed to achieve accurate output voltage regulation and fast transient

response. The goal of the compensation circuit is to provide a loop gain function with the highest crossing frequency and adequate phase margin (minimally 45°). The transfer function of the power stage (the output LC filter) is a double pole system. The resonance frequency of this filter is expressed as follows:

$$f_{\rm P0} = \frac{1}{2 \cdot \pi \cdot \sqrt{L \cdot C_{\rm OUT}}}$$
(eq. 38)

Parasitic Equivalent Series Resistance (ESR) of the output filter capacitor introduces a high frequency zero to the filter network. Its value can be calculated by using the following equation:

$$f_{Z0} = \frac{1}{2 \cdot \pi \cdot C_{OUT} \cdot \text{ESR}}$$
 (eq. 39)

The main loop zero crossover frequency f0 can be chosen to be 1/10 - 1/5 of the switching frequency. Table 2 shows the three methods of compensation.

Zero Crossover Frequency Condition	Compensation Type	Typical Output Capacitor Type
$f_{P0} < f_{Z0} < f_0 < f_S/2$	Туре II	Electrolytic, Tantalum
$f_{P0} < f_0 < f_{Z0} < f_S/2$	Type III Method I	Tantalum, Ceramic
$f_{P0} < f_0 < f_S/2 < f_{Z0}$	Type III Method II	Ceramic

Table 2. COMPENSATION TYPES

Compensation Type II

This compensation is suitable for electrolytic capacitors. Components of the Type II (Figure 35) network can be specified by the following equations:




Figure 35. Type II Compensation

$$\mathsf{R}_{\mathsf{C1}} = \frac{2 \cdot \pi \cdot f_0 \cdot \mathsf{L} \cdot \mathsf{V}_{\mathsf{RAMP}} \cdot \mathsf{V}_{\mathsf{OUT}}}{\mathsf{ESR} \cdot \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{V}_{\mathsf{ref}} \cdot \mathsf{gm}} \quad \text{(eq. 40)}$$

$$C_{C1} = \frac{1}{0.75 \cdot 2 \cdot \pi \cdot f_{P0} \cdot R_{C1}}$$
 (eq. 41)

$$C_{C2} = \frac{1}{\pi \cdot R_{C1} \cdot f_S}$$
 (eq. 42)

$$R1 = \frac{V_{OUT} - V_{ref}}{V_{ref}} \cdot R2 \qquad (eq. 43)$$

 V_{RAMP} is the peak-to-peak voltage of the oscillator ramp and gm is the transconductance error amplifier gain. Capacitor CC2 is optional.

Compensation Type III

Tantalum and ceramics capacitors have lower ESR than electrolytic, so the zero of the output LC filter goes to a higher frequency above the zero crossover frequency. This requires a Type III compensation network as shown in Figure 36.

There are two methods to select the zeros and poles of this compensation network. Method I is ideal for tantalum output capacitors, which have a higher ESR than ceramic:




Figure 36. Type III Compensation

$$f_{\rm Z1} = 0.75 \cdot f_{\rm P0}$$
 (eq. 44)

$$f_{Z2} = f_{P0}$$
 (eq. 45)

$$f_{P2} = f_{Z0}$$
 (eq. 46)

$$f_{P3} = \frac{f_S}{2}$$
 (eq. 47)

Method II is better suited for ceramic capacitors that typically have the lowest ESR available:

$$f_{Z2} = f_0 \cdot \sqrt{\frac{1 - \sin\theta \max}{1 + \sin\theta \max}}$$
 (eq. 48)

$$f_{\rm P2} = f_0 \cdot \sqrt{\frac{1 + \sin\theta \max}{1 - \sin\theta \max}} \qquad (\rm eq. \ 49)$$

$$f_{Z1} = 0.5 \cdot f_{Z2}$$
 (eq. 50)

$$f_{\rm P3} = 0.5 \cdot f_{\rm S}$$
 (eq. 51)

 θ max is the desired maximum phase margin at the zero crossover frequency, f_0 . It should be $45^\circ - 75^\circ$. Convert degrees to radians by the formula:

$$\theta \max = \theta \max_{\text{degress}} \cdot \left(\frac{2 \cdot \pi}{360}\right)$$
: Units = radians (eq. 52)

The remaining calculations are the same for both methods.

$$R_{C1} > > \frac{2}{gm}$$
 (eq. 53)

$$C_{C1} = \frac{1}{2 \cdot \pi \cdot f_{Z1} \cdot R_{C1}} \qquad (eq. 54)$$

$$C_{C2} = \frac{1}{2 \cdot \pi \cdot f_{P3} \cdot R_{C1}} \qquad (eq. 55)$$

$$C_{\text{FB1}} = \frac{2 \cdot \pi \cdot f_0 \cdot L \cdot V_{\text{RAMP}} \cdot C_{\text{OUT}}}{V_{\text{IN}} \cdot R_{\text{C1}}} \qquad (\text{eq. 56})$$

$$\mathsf{R}_{\mathsf{FB1}} = \frac{1}{2\pi \cdot \mathsf{C}_{\mathsf{FB1}} \cdot f_{\mathsf{P2}}} \tag{eq. 57}$$


$$\mathsf{R1} = \frac{1}{2 \cdot \pi \cdot \mathsf{C}_{\mathsf{FB1}} \cdot f_{\mathsf{Z2}}} - \mathsf{R}_{\mathsf{FB1}} \qquad (\mathsf{eq. 58})$$


$$R2 = \frac{V_{ref}}{V_{OUT} - V_{ref}} \cdot R1$$
 (eq. 59)

If the equation in Equation 60 is not true, then a higher value of R_{C1} must be selected.

$$\frac{\text{R1} \cdot \text{R2} \cdot \text{R}_{\text{FB1}}}{\text{R1} \cdot \text{R}_{\text{FB1}} + \text{R2} \cdot \text{R}_{\text{FB1}} + \text{R1} \cdot \text{R2}} > \frac{1}{\text{gm}} \text{ (eq. 60)}$$


TYPICAL APPLICATION CIRCUIT





Reference Designator	Value
CIN-1	470 μF
CIN-2	470 μF
CIN-3	22 μF
CIN-4	22 μF
CIN-5	1 μF
CC1	33 pF
CC2	8.2 nF
CFB	1.8 nF
COUT1	470 μF
COUT2	22 μF
COUT3	22 μF
CBST	0.1 μF
RC	4.75 kΩ
RG	8.06 Ω
RGS	1.0 kΩ
RISET	22.1 kΩ
RFB1	4.53 kΩ
RFB2	1.0 kΩ
RFB3	2.49 kΩ
Q1	NTMFS4841N
Q2	NTMFS4935
D1	BAT54

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
- PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT
- MAXIMUM MATERIAL CONDITION. 6. 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC		0.050 BSC		
н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
к	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	