

The NJ88C33 is a synthesiser circuit fabricated on Zarlink Semiconductor's 1.4 micron CMOS process, assuring very high performance. It is I<sup>2</sup>C compatible and can also be programmed at up to 5MHz. It contains a 16-bit R counter, a 12-bit N counter and a 7-bit A counter.

A digital phase comparator gives improved loop stability with current source outputs to reduce loop components. A voltage doubler is provided for the loop driver to improve control voltage range to the VCO when operating at low supply voltages.

#### FEATURES

- Easy to Use
- Low Power Consumption (15mW)
- Single Supply 2.5V to 5.5V
- Digital Phase Comparator with Current Source Outputs
- Serial (I<sup>2</sup>C Compatible) Programming, 5MHz max
- Channel Loading in 8µs
- 150MHz Input Frequency Without Prescaler at 4.5V (52MHz at 2.7V)
- Standby Modes
- Use of Two-Modulus Prescaler is Possible

#### APPLICATIONS

- Cordless Telephones (CT2, DECT)
- Cellular Telephones (GSM, PCN, ETACS)
- Hand Held Marine Radios
- Sonarbuoys
- Video Clock generators




Fig.1 Pin connections (not to scale) - top views

#### ABSOLUTE MAXIMUM RATINGS

Supply voltage, $V_{DD}$	-0.3V to 7V
Input voltage, $V_{IM1}$	-0.3 to $V_{DD} + 0.3V$
Output voltage on pin 13, $V_{IM2}$	- $V_{DD}$ to 0V
Storage temperature, $T_{stg}$	-55°C to +125°C

#### ORDERING INFORMATION

- NJ88C33 MA DP (Industrial - Plastic DIP package)
- NJ88C33 MA MP (Industrial - Miniature Plastic DIP package)




Fig.2 Simplified block diagram of NJ88C33

## NJ88C33

### PIN DESIGNATIONS


Pin No.	Pin Name	Description
1	V <sub>DD</sub>	Supply voltage (normally 5V or 3V).
2	RI	Reference frequency input from an accurate source, normally a crystal oscillator. The input is normally an AC coupled sinewave but may be a DC coupled square wave.
3	S/D	Single/dual modulus operating mode selection input. Single modulus operation is selected by driving the pin low. 'High' selects dual modulus mode.
4	SDA	I <sup>2</sup> C bus data input pin. It is also an open-drain output for generating I <sup>2</sup> C bus acknowledge pulses.
5	SCL	I <sup>2</sup> C bus clock input. It can be clocked at up to 5MHz.
6	PORT	Output control pin, which can be programmed via the I <sup>2</sup> C bus. It can be connected to the S/D pin to select single or dual modulus mode under bus control.
7	MOD	Modulus control pin. It is high in single modulus mode but switches in dual modulus operation. In dual modulus mode, MOD remains low during operation of the A counter until A=0; MOD then remains high until N=0, when both counters are reloaded. It can be programmed via the I <sup>2</sup> C bus as an open-drain or push-pull output.
8	FI	Frequency input from a VCO or prescaler. The input is normally an AC coupled sinewave but may be a DC coupled square wave.
9	GND2	Dedicated ground for the FI input buffer. It should be connected to the VCO ground or the prescaler ground, if used. Any noise on this pin will affect the performance of the VCO loop.
10	FVN	Open-drain output from the N counter.
11	GND1	Ground supply pin (global).
12	PD	Tristate current output from the phase detector. The polarity of the output can be programmed via the I <sup>2</sup> C bus.
13	C	Voltage doubler output. The operation of the doubler can be controlled via the I <sup>2</sup> C bus. In applications where the voltage doubler is switched off, this pin should be connected to GND1; a reservoir capacitor should be connected from this pin to GND1 for applications where it is switched on.
14	LD	Open-drain lock detect output - requires integration if used.

### OPERATING RANGE

Test conditions (unless otherwise stated):

PLL locked, RI = 10MHz

Characteristic	Symbol	Value			Unit	Conditions
		Min.	Typ.	Max.		
Supply voltage	V <sub>DD</sub>	2.5	5	5.5	V	FI = 50MHz, V <sub>FI</sub> = 150mVrms, N,R > 1000 without voltage doubler, V <sub>DD</sub> = 5V, T <sub>amb</sub> = 25°C
Ambient temperature	T <sub>amb</sub>	-40		+85	°C	
<b>Supply current</b>						
Single modulus	I <sub>DD</sub>		2.1	3.0	mA	FI = 10MHz, V <sub>FI</sub> = 500mVrms, N,R > 1000 without voltage doubler, V <sub>DD</sub> = 5V, T <sub>amb</sub> = 25°C
Dual modulus	I <sub>DD</sub>		2	3.0	mA	FI = 50MHz, V <sub>FI</sub> = 150mVrms, preamp off, divider off, V <sub>DD</sub> = 5V, T <sub>amb</sub> = 25°C
Standby mode	I <sub>DD</sub>			1	µA	FI = 50MHz, V <sub>FI</sub> = 150mVrms, preamp on, divider off, V <sub>DD</sub> = 5V, T <sub>amb</sub> = 25°C
Standby mode	I <sub>DD</sub>		1.0	1.5	mA	FI = 50MHz, V <sub>FI</sub> = 150mVrms, preamp on, divider off, V <sub>DD</sub> = 5V, T <sub>amb</sub> = 25°C



*Fig.3 Functional block diagram*

# NJ88C33

## ELECTRICAL CHARACTERISTICS

These characteristics are guaranteed over the following conditions (unless otherwise stated):

$$V_{DD} = 4.5V \text{ to } 5.5V, T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$$

### INPUT SIGNALS

Characteristic	Symbol	Value			Unit	Conditions
		Min.	Typ.	Max.		
<b>Input Signals SDA, SCL, S/D</b>						
Input voltage high	$V_{IH}$	$0.7V_{DD}$			V	$V_{IN} = V_{DD} = 5.5V$
Input voltage low	$V_{IL}$	0		$0.3V_{DD}$	V	
Input capacitance	$C_i$			10	pF	
Input current	$I_{IN}$			10	$\mu A$	
<b>Input signal RI</b>						
Input frequency	$f_{max}$			52	MHz	Sinewave input Note 1, 2
Input voltage	$V_{I_{rms}}$	100			mV	
Input capacitance	$C_i$			10	pF	$V_{IN} = V_{DD} = 5.5V$
Input current	$I_{IN}$			10	$\mu A$	
<b>Input signal FI</b>						
Input frequency	$f_{max}$			52	MHz	Dual modulus operation Sinewave input Note 1, 2
Input voltage	$V_{I_{rms}}$	50			mV	
Input capacitance	$C_i$			10	pF	$V_{IN} = V_{DD} = 5.5V$
Input current	$I_{IN}$			10	$\mu A$	
<b>Input signal FI</b>						
Input frequency	$f_{max}$			150	MHz	Single modulus operation Sinewave input FI = 0-70MHz Note 1, 2 FI = 70-120MHz Note 1, 2 FI = 120-150MHz Note 1, 2
Input voltage	$V_{I_{rms}}$	30			mV	
	$V_{I_{rms}}$	100			mV	$V_{IN} = V_{DD} = 5.5V$
	$V_{I_{rms}}$	200			mV	
Input capacitance	$C_i$			10	pF	$V_{IN} = V_{DD} = 5.5V$
Input current	$I_{IN}$			10	$\mu A$	

Note.1 Lowest noise floor achieved at 10dB above this level with I<sup>2</sup>C bus operating. The source impedance should be less than 2k .

Note.2 DC coupled input amplitude  $V_{IRMS} > 0.8V_{DD}$ .

### OUTPUT SIGNALS

Characteristic	Symbol	Value			Unit	Conditions
		Min.	Typ.	Max.		
<b>Output Signals SDA, LD</b>						
Output voltage low	$V_{OL}$			0.4	V	Open drain, $I_{OL} = 3mA$
<b>Output Signal PD</b>						
High current mode (see Fig.4)	$I_{IHU}$	1.9	2.5	3.1	mA	$C_L = 400pF$ , tristate output $0 < V_{PD} < 4.5, V_{DD} = 5V, T = 25^{\circ}C$ Note 1 $0.4 < V_{PD} < 5, V_{DD} = 5V, T = 25^{\circ}C$ Note 1 $0 < V_{PD} < 4.6, V_{DD} = 5V, T = 25^{\circ}C$ Note 1 $0.4 < V_{PD} < 5, V_{DD} = 5V, T = 25^{\circ}C$ Note 1 $T_{amb} = -25^{\circ}C \text{ to } +60^{\circ}C$
Low current mode	$I_{IHD}$	-1.9	-2.5	-3.1	mA	
	$I_{ILU}$	0.475	0.625	0.775	mA	
Tristate	$I_{ILD}$	-0.475	-0.625	-0.775	mA	
	$I_z$		50		nA	
<b>Output Signal FVN</b>						
Output voltage low	$V_{OL}$			0.4	V	Open drain output $I_{OL} = 1mA$ $C_L = 30pF$
Output low pulse width	$t_{WL}$			1/FI		
<b>Output Signals MOD, PORT</b>						
Output voltage high	$V_{OH}$	$V_{DD}-0.4$			V	Push-pull output $I_{OH} = 0.5mA$ $I_{OL} = 0.5mA$
Output voltage low	$V_{OL}$			0.4	V	
<b>Output Signal LD</b>						
Output voltage low	$V_{OL}$			0.4	V	Open drain output $I_{OL} = 3mA, C_L = 30pF$ Loop locked Loop not locked FVN = FI/N $f_c = RI/R$
Output low pulse width	$t_{WL}$		10	$1/FVN$ $1/f_c$	ns	

Note.1 Temperature coefficient for current is typically  $-0.7\%/^{\circ}C$




Fig. 4 Typical output signal PD, high current mode

VOLTAGE DOUBLER  $V_{DD} = 3V$

Characteristic	Symbol	Value			Unit	Conditions
		Min.	Typ.	Max.		
Output Pin C Output voltage	$V_C$	$-V_{DD}$		$-V_{DD} + 0.8V$	V	$f_{VD} = 2MHz, I_{OC} = 0\mu A, V_{DD} = 3V$ $f_{VD} = 2MHz, I_{OC} = 100\mu A, V_{DD} = 3V$
		$-V_{DD}$		$-V_{DD} + 1.5V$	V	
Current Consumption	$I_D$			100	$\mu A$	$f_{VD} = 2MHz, I_{OC} = 0\mu A, V_{DD} = 3V$

TIMING INFORMATION

Characteristic	Symbol	Value			Unit	Conditions
		Min.	Typ.	Max.		
<b>Input Signal RI</b>						$V_{DD} = 2.7V$
Input frequency	$f_{max}$	0		52	MHz	
Input frequency	$f_{max}$	0		10	MHz	
Rise time	$t_R$			1.5	$\mu s$	
Fall time	$t_F$			1.5	$\mu s$	
Slew rate		3			V/ $\mu s$	
<b>Input Signal FI</b>						Dual modulus $V_{DD} = 2.7V$
Input frequency	$f_{max}$	0		52	MHz	
Input frequency	$f_{max}$	0		20	MHz	
Rise time	$t_R$			1.5	$\mu s$	
Fall time	$t_F$			1.5	$\mu s$	
Slew rate		3			V/ $\mu s$	
<b>Input Signal FI</b>						Single modulus $V_{DD} = 2.7V$
Input frequency	$f_{max}$	0		150	MHz	
Input frequency	$f_{max}$	0		52	MHz	
Rise time	$t_R$			1.5	$\mu s$	
Fall time	$t_F$			1.5	$\mu s$	
Slew rate		3			V/ $\mu s$	
<b>Output Signal PORT</b>						$C_L = 30pF$ $C_L = 30pF$
Rise time	$t_R$			1	$\mu s$	
Fall time	$t_F$			1	$\mu s$	
<b>Output Signal FVN</b>						$C_L = 30pF$
Fall time	$t_F$		20		ns	
<b>Output Signal MOD</b>						$C_L = 30pF$ $C_L = 30pF$ $C_L = 30pF$ Measured from +Ve edge of FI $C_L = 30pF$ Measured from +Ve edge of FI
Rise time	$t_R$			10	ns	
Fall time	$t_F$			10	ns	
Delay time (L H)	$t_{DLH}$			15	ns	
Delay time (H L)	$t_{DHL}$			15	ns	

# NJ88C33

## PHASE COMPARATOR

The phase comparator produces current pulses of duration equal to the difference in phase between the comparison frequency ( $f_c=R1/R$ ), and  $f_{VN}$ , the divided-down VCO frequency ( $F1/N$ ).

When status bit 4 is set high the positive polarity mode of the output PD is selected. When  $f_c$  leads  $f_{VN}$  the PD output goes high; when  $f_{VN}$  leads  $f_c$  it goes low. Similarly, selecting the negative polarity mode of PD by programming bit 4 of the status register low causes PD to have the inverse polarity. The loop filter integrates the current pulses to produce a voltage drive to the VCO.

No pulses are produced when locked. The lock detect output, LD, produces a logic '0' pulse equal to the phase difference between  $f_c$  and  $f_{VN}$ .

When the phase difference between  $f_c$  and  $f_{VN}$  is too small to be resolved by the phase detector then no current pulses are produced. In this region the loop does not reduce the close-in noise on the VCO output. This can be overcome using a very high value resistor to leak a few nanoAmps of current from the filter and keep the loop on the edge of the region.




Fig. 5 Phase comparator phase diagram

## PROGRAMMING

### Transmission Protocol

I<sup>2</sup>C programming messages consist of an address byte followed by a sub-address byte followed by 1, 2 or 3 bytes of data. Bit 7 of the address byte must match the setting of the S/D pin for the address to be recognised. This allows for separate addressing of two NJ88C33 synthesisers on the same bus. The sub-address should be set to select the correct registers to be programmed and should be followed by the appropriate number of data bytes. Registers are not programmed until the complete message protocol has been checked.

Each message should commence with a START condition and end with a STOP condition unless followed immediately by another transfer, when the STOP condition may be omitted.

Data is transferred from the shift register to the latches on a STOP condition or by a second START condition.

A START condition is indicated by a falling edge on the Serial Data line, SDA, when the Serial Clock line, SCL, is high.

A rising edge on SDA when SCL is high indicates a STOP condition as shown in Fig.6.

Data on SDA is clocked into the NJ88C33 on the rising edge of SCL. The NJ88C33 acknowledges each byte transferred to it by pulling the SDA line low for one cycle of SCL after the last bit has been received.




Fig. 6 I<sup>2</sup>C timing diagram

### I<sup>2</sup>C TIMING INFORMATION

VDD = 4.5V to 5.5V, Tamb = -40°C to +85°C

Parameter	Symbol	Value		Unit
		Min.	Max.	
Serial clock frequency	$f_{SCL}$		5	MHz
SCL hold after START	$t_1$	200		ns
Data set-up time	$t_2$	20		ns
Data hold after SCL low	$t_3$	0		ns
SCL set-up before STOP	$t_4$	20		ns



# NJ88C33

## APPLICATION CIRCUITS

### Single Modulus

In this mode, the NJ88C33 synthesiser can be used with or without a fixed modulus prescaler. The R counter is programmed with a value to produce a comparison frequency  $f_c$ . When the N counter is changed by 1 the loop is no longer in lock and the phase detector output produces current pulses to bring the loop back into lock. These pulses are integrated by the loop filter to produce the VCO voltage drive. When the VCO loop is locked,  $F/N=f_c$  i.e., the VCO frequency is  $N \times f_c$ .

Using a prescaler with a division ratio P, the smallest VCO output frequency step is  $Pf_c$  and the VCO frequency is  $PNf_c$ .

If a low pass filter is connected to the lock detect output as shown and sampled by the microprocessor, the proximity of the synthesiser loop to lock can be evaluated.

The A counter is not used in this mode.




Fig. 7 Single modulus application

### Dual Modulus

This mode allows much higher frequencies to be used in conjunction with a prescaler but maintains the step size,  $f_c$ . In this mode, a dual modulus prescaler (with ratios P and P + 1) must be used with the NJ88C33. The A counter controls the MOD output, which is used to select the division ratio of the prescaler.

When the A counter is non-zero, the MOD output is low and goes high when the A counter has counted down to zero. MOD remains high until the N counter reaches zero, when both counters are re-loaded. Thus, the prescaler divides by P for N-A cycles and by P + 1 for A cycles of  $F_1$ . The VCO frequency is given by  $PNf_c + Af_c$ .

Note that programming A = 0 produces a count of 128 cycles.




Fig. 8 Dual modulus application



**VCO Driving Without Voltage Doubler**

To switch off the voltage doubler, bit 7 of the status register is programmed low. This will reduce current consumption and minimise noise. The voltage doubler output C should be connected to GND1 as connection to GND2 would induce noise in the VCO loop.




Fig. 9 Driving a VCO without voltage doubler

**VCO Driving With Voltage Doubler**

The voltage doubler is switched on by setting bit 7 of the status register high. It is recommended that a reservoir capacitor of at least 1µF be connected from C to GND1.

The voltage doubler is designed to boost VCO drive in low voltage applications.




Fig. 10 Driving a VCO using the voltage doubler

**Further Applications Information**

A stand-alone programmer card and an evaluation board are available for evaluating the NJ88C33. The programmer card allows two sets of variables to be programmed into both the divider and status registers during alternate programming cycles, at either the standard I<sup>2</sup>C bus rate of 100kHz or at 2MHz.





Initialisation is with either a manual push-button or by an external logic level pulse; a synchronisation output is provided to allow a quick assessment of 'step' and 'settle' responses to be made.

The NJ88C33 evaluation board (Fig. 11 ) demonstrates the preferred layout technique - providing a reference oscillator, a 60 to 80MHz VCO and a simple loop filter to complete a minimal frequency synthesiser loop. The two units allow analysis of different loop variables as well as the selection of comparison frequencies for fast frequency-hopping loops.

Application Note: AN94, 'Using the NJ88C33 PLL Synthesiser' explains the design equations and demonstrates the use of the device, and is available from your local Zarlink Semiconductor customer service centre.







	Min mm	Max mm	Min Inches	Max Inches
A		5.33		0.210
A1	0.38		0.015	
A2	2.92	4.95	0.115	0.195
b	0.36	0.56	0.014	0.022
b2	1.14	1.78	0.045	0.070
b3	n/a	n/a	n/a	n/a
c	0.20	0.36	0.008	0.014
D	18.67	19.69	0.735	0.775
D1	0.13		0.005	
E	7.62	8.26	0.300	0.325
E1	6.10	7.11	0.240	0.280
e	2.54	BSC	0.100	BSC
eA	7.62	BSC	0.300	BSC
eB		10.92		0.430
eC	0.00	1.52	0.000	0.060
L	2.92	3.81	0.115	0.150
N		14		14
Conforms to Jedec MS-001AA Issue D				

Notes:

1. Dimensions D, D1 & E1 do not include mould flash or protrusions.
2. Dimensions E & eA are measured with leads constrained to be perpendicular to datum  $\text{--- C ---}$
3. Dimensions eB & eC are measured with the leads unconstrained
4. Controlling dimensions are Inches. Millimeter conversions are not necessarily exact.
5. N is the maximum of terminal positions.


This drawing supersedes: -  
Plymouth/Swindon drawing # 418/ED/39502/002

© Zarlink Semiconductor 2002 All rights reserved.			
ISSUE	1	2	
ACN	202539	212482	
DATE	23May97	5Apr02	
APPRD.			



Previous package codes	DP / E
------------------------	--------

Package Code	DA
Package Outline for	14 lead PDIP
	GPD00344



	Min mm	Max mm	Min inch	Max inch
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
D	8.55	8.75	0.337	0.344
H	5.80	6.20	0.228	0.244
E	3.80	4.00	0.150	0.157
L	0.40	1.27	0.016	0.050
e	1.27 BSC		0.050 BSC	
b	0.33	0.51	0.013	0.020
c	0.19	0.25	0.008	0.010
$\theta$	$0^\circ$	$8^\circ$	$0^\circ$	$8^\circ$
h	0.25	0.50	0.010	0.020
Pin Features				
N	14		14	
Conforms to JEDEC MS-012AB Iss. C				

Notes:

1. The chamfer on the body is optional. If not present, a visual index feature, e.g. a dot, must be located within the cross-hatched area.
2. Controlling dimensions are in inches.
3. Dimension  $D$  do not include mould flash, protusion or gate burrs. These shall not exceed 0.006" per side.
4. Dimension  $E1$  do not include inter-lead flash or protusion. These shall not exceed 0.010" per side.
5. Dimension  $b$  does not include dambar protusion / intrusion. Allowable dambar protusion shall be 0.004" total in excess of  $b$  dimension.

© Zarlink Semiconductor 2003 All rights reserved.

ISSUE	6	2	3	4	5
ACN	214220	201937	202596	203707	212430
DATE	7Apr03	27Feb97	12Jun97	9Dec97	25Mar02
APPRD.					



Previous package codes

MP / S

Package Code DC

Package Outline for  
14 lead SOIC  
(0.150" Body Width)

GPD00011



**For more information about all Zarlink products  
visit our Web Site at  
[www.zarlink.com](http://www.zarlink.com)**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

**TECHNICAL DOCUMENTATION - NOT FOR RESALE**

---