PRELIMINARY

1/4 DUTY LCD DRIVER

■ GENERAL DESCRIPTION

The NJU6437 is a 1/4 duty LCD driver for segment type LCD panel.

The LCD driver consists of 4-common and 32-segment drives up to 128 segments.

The rectangle outline is useful the COG applications.

PACKAGE OUTLINE




■ FEATURES

- 32 Segment Drivers
- Duty and Bias Ratio : 1/4Duty, 1/3Bias(up to 128 segments)
- Serial Data Transmission (Shift Clock 2MHz max.)
- Oscillation Circuit On-chip
- Display Off Function (INH Terminal)
- Operating Voltage --- 2.4~3.6V
- LCD Driving Voltage --- 6.0V Max.
- Package Outline Chip / Bumped Chip
- C-MOS Technology

NJU6437C


• a mas recimiency

BLOCK DIAGRAM





PAD LOCATION



Bump material : Au

Bump height

: 25umTYP.



PAD COORDINATES

Chip Size 4.0x1.5mm(Chip Center X=0 μ m, Y=0 μ m)

No	PAD NAME	X=(μm)	Y=(μm)	No	PAD NAME	X=(μm)	Y=(μm)
1	INH	-1716.5	-575.0	26	SEG ₁₆	253. 5	579. 0
2	CE	-1406.5	-575.0	27	SEG ₁₇	153.5	579. 0
3	SCL	-1076.5	-575.0	28	SEG 1 8	53.5	579. 0
4	DN	-766.5	-575.0	29	SEG ₁₉	-46.5	579. 0
5	TEST	-485.0	-575. 0	30	SEG20	-146.5	579. 0
6	V ₁	100.0	-575.0	31	SEG ₂₁	-246. 5	579. 0
7	V ₂	458.5	-575. 0	32	SEG ₂₂	-346.5	579. 0
8	Vrço	858.5	-575.0	33	SEG ₂₃	-446. 5	579. 0
9	V _{D D}	1258.5	-575. 0	34	SEG ₂₄	-546. 5	579. 0
10	Vss	1658.5	-575.0	35	SEG ₂₅	-646. 5	579. 0
11	SEG₁	1753.5	579. 0	36	SEG26	-746. 5	579. 0
12	SEG ₂	1653, 5	579. 0	37	SEG ₂₇	-846. 5	579. 0
13	SEG ₃	1553. 5	579. 0	38	SEG ₂₈	-946. 5	579. 0
14	SEG₄	1453. 5	579. 0	39	SEG ₂₉	-1046.5	579. 0
15	SEG₅	1353. 5	579.0	40	SEG30	-1146.5	579. 0
16	SEG ₆	1253.5	579. 0	41	SEG ₃₁	-1246.5	579. 0
17	SEG ₇	1153. 5	579. 0	42	SEG ₃₂	-1346.5	579. 0
18	SEG ₈	1053.5	579. 0	43	COM ₁	-1446. 5	579. 0
19	SEG ₉	953. 5	579. 0	44	COM ₂	-1546.5	579. 0
20	SEG ₁₀	853. 5	579.0	45	СОМз	-1646.5	579. 0
21	SEG, 1	753.5	579. 0	46	COM ₄	-1746.5	579. 0
22	SEG ₁₂	653.5	579. 0	ALIGNMENT	AL I_A1	-1848.0	579. 0
23	SEG ₁₃	553.5	579. 0	AL I GNMENT	AL1_A2	1855. 0	579. 0
24	SEG ₁₄	453.5	579.0	AL.1GNMENT	AL I_B1	-1848.0	-579. 0
25	SEG ₁₅	353.5	579.0	ALIGNMENT	AL1_B2	1848. 0	-579. 0



TERMINAL DESCRIPTION

NO.	SYMBOL	FUNCTION
1	INH	Display-Off Control Terminal: When display goes to off, the before display Off data in the shift-register is retained. "H": Display-Off "L": Display-On
2	CE	Chip Enable Signal Input Terminal : "H" : LCD display data "L" : Disable
3	SCL	Serial Data Transmission Clock Input Terminal : LCD display data are input synchronized SCL clock signal rise edge.
4	DN	Serial Data Input Terminal Data input timing : SCL clock rise edge
6	٧,	LCD Driving Voltage Adjust Terminal
7	V ₂	LCD Driving Voltage Adjust Terminal
8	V _{LCD}	Power Supply for LCD Driving
9	V _{DD} .	Power Supply (+3V)
10	Vss	Power Supply (0V)
11~42	SEG, ~ SEG ₃₂	LCD Segment Output Terminals
43~46	COM: ~ COM4	LCD Common Output Terminals

FUNCTIONAL DESCRIPTION

(1) Operation of each block

(1-1)Oscillation Circuit:

This circuits supply the basical clock signal to other circuits like as common driver and segment driver.

(1-2) Shift-Register

When the CE terminal is "H" (Enable mode), the display data is transferred to the shift-register synchronized by the shift clock on the SCL terminal.

(1-3) Common Divider Circuit


This circuit divides the oscillating signal to generate the common timing.

(1-4) Segment Divider Circuit

This circuit divides the oscillating signal to generate the segment timing.

(1-5) The LCD Driving Voltage Adjust circuit

The incorporated Bleeder Resistance sets 1/3 bias, and LCD Driver ability can be increased by connecting external resistance.





(2) Display Data input timing, correspond to segment and common terminal

When the CE terminal is "H" (Enable mode), the display data is transferred to the shift-register synchronized by the shift clock on the SCL terminal.

When the power is turned on, whole data in the shift-resister are "L".


Whole 128bits data transfer to the shift register. When the input data in less than 128 bits, parts which bit data is inputed corresponded to display, and segment which correspond to the rest part in "off".

In care of over then 128bits, front 128bits from fall edge of "CE" signal is valid.

• Input data correspond to Segment Status
The "H" input data correspond to segment "ON" and "L" correspond to "OFF".

Data (D1···D128)	Segment Status
"H"	ON
″L″	0FF

· Display Data Correspond to Segment Status



(2-3) Display Data Correspond to Segment and Common Terminals

Segment	Data	COM ₁	COM2	COM ₃	COM ₄
SEG₁	D ₁ D ₂ D ₃ D ₄	0	0	0	0
SEG ₂	D ₅ D ₆ D ₇ D ₈	0	0	0	0
:	:	:	:	:	:
SEG ₃₁	D ₁₂₁ D ₁₂₂ D ₁₂₃ D ₁₂₄	0	0	0	0
SEG ₃₂	D ₁₂₅ B ₁₂₆ b ₁₂₇ D ₁₂₈	0	0	0	0



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATING	UNIT
Operating Voltage (1)	VDD	-0.3 ~ +7.0	٧
Operating Voltage (2)	VLCD	-0.3 ~ +7.0	٧
Operating Voltage (3)	V ₁ , V ₂	-0.3 ~ +7.0	٧
Input Voltage	۷۱۸	−0.3 ~ VDD	٧
Operating Temperature	Topr	−20 ~ +75	°C
Storage Temperature	Tstg	−55 ~ +125	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as $V_{ss} = 0 \text{ V}$

Note 3) The relation: $V_{LCD} \ge V_2 \ge V_1 \ge V_{ss}$ must be maintained.

Note 4) Decoupling capacitor should be connected between V_{DD} and V_{SS} due to the stabilized operation.

■ ELECTRICAL CHARACTERISTICS

· DC Characteristics

 $(Ta=25^{\circ}C, V_{DD}=3.0\sim5.0V, V_{SS}=0V, V_{LCD}=6.0V)$

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	TINU	NOTE
Operating Recommend	V _{DD}	Voo Terminal		2. 4	3. 0	3.6	٧	
Voltage(1) Available	V _{DD}	V _{DD} Terminal	2. 4	3. 0	5. 5	٧		
Operating Voltage (2)	VLCD	VLOD Terminal	2. 0		6.0	٧		
Operating Voltage (3)	V ₂	V ₂ Terminal		2.0	2/3VLCD	VLCD	٧	
Operating Voltage (4)	V 1	V: Terminal	0. 7	1/3VLCD	V ₂	٧		
"H" Input Voltage	V 1H	CE, SCL, DN, INH T	erminals	0. 7V _{DD}		V _{DD}	٧	
"L" Input Voltage	Vil	CE, SCL, DN, INH T	erminals	Vss		0. 3V _{DD}	٧	
"H" Input Current	Iзн	CE, SCL, DN, INH T	erm., V _{IN} =V _{DD}			5	μA	
"L" Input Current	I _{1L}	CE, SCL, DN, INH T	erm., V _{IN} =V _{SS}			5	μА	
"H" Output Voltage(1)	V _{OH (1)}	SEG₁~SEG₃₂ Ter	V _{LCD} -0.6			٧	5	
"L" Output Voltage(1)	V OL (1)	SEG₁∼SEG₃₂ Term., I₀= 1 µ A				V _{DD} +0. 6	٧	5
Middle Level Voltage 1/3 (1)	V _{MS1/3}	SEG ₁ ~ SEG ₃₂ Term., $I_0 = \pm 1 \mu A$		1/3V _{-6.6}	1/3V _{LCD}	1/3V _{L60} 6	٧	5
Middle Level Voltage 2/3 (1) V _{MS2/3}		SEG ₁ ~SEG ₃₂ Term., I _O = ±1 μ A		2/3V _L 6.06	2/3V _{LCD}	2/3V _{L6} °6	٧	5
"H" Output Voltage(2)	V _{OH (2)}	COM ₁ ~ COM ₄ Term	V _{LCD} -0.6			٧	6	
"L" Output Voltage(2)	Nor (5)	COM ₁ ~ COM ₄ Term	COM ₁ ~COM ₄ Term., I _O = 30 μ A			Vss+0.6	٧	6
Middle Level Voltage 1/3 (2)	V мс1/3	COM ₁ ~ COM ₄ . Term	1/3V_6.6	1/3VLCD	1/3V _{L8} °6	٧	6	
Middle Level Voltage 2/3 (2)	V _{MC2/3}	COM₁∼COM₄ Term	2/3V _{L6.0} 6	2/3VLCD	2/3V _{L80} 6	٧	6	
Operating Current (1)	lss	V _{DD} V _{DD} =5	.OV VLCD OPEN		16	30	μA	
		Terminal V _{DD} =3	OV VLCD OPEN		7. 5	10	μΑ	
Operating Current (2)	Lco	V _{LCD} Terminal	V _{DD} =3,0V V _{LCD} =6.0V			12	μΑ	
Hysteresis Voltage	Vн	CE, SCL, DN,	V⊳⊳=5. 0V	0. 3	0.6		v	
		INH Terminal	V _{DD} =3. 0V	0. 3	1.0		V	

(Note 5) Segment terminals are open.

(Note 6) Common terminals are open.




· AC Characteristics

 $(Ta=25^{\circ}C, V_{DD}=3.0V, V_{SS}=0V, V_{LCD}=6.0V)$


PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT
"L" Clock Pulse Width	twcll	SCL		0. 25	_	_	μs
"H" Clock Pulse Width	t wolh	SCL		0. 25	_	-	με
SCL Rise time, Fall time	tr, tr	SCL			_	50	ns
Data Set-up Time	tos	DN, SCL	,	0. 25	_	_	μs
Data Hold Time	t _{он}	SCL		0. 25	_		μs
CE Set-up Time	tsce	CE, DN		1. 25		_	μs
CE Hold Time	tHCLE	SCL, CE		1.00		-	μs
"L" CE Pulse Width	twceL	CE		4. 00			μs
Frame Frequency	fo	COM ₁ ~ COM ₄ ,	V _{DD} =5. 0V	45	75	-	Hz
		SEG,~SEG32	V _{DD} =3. 0V	45	70		112

- Input Timing Characteristics






■ LCD Driving Waveform (1/4DUTY - 1/3BIAS)





APPLICATION CIRCUIT



(Note) The internal display data is undefined when V_{DD} is just turned on.

To avoid the meaningless display, please keep the INH terminal at "H" until proper display data has been transferred.

In order to set the initial condition, 128-bit blank data or the first 128-bit data to be displayed should be transferred.

NJU6437

MEMO

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.