88-common x 132-segment BIT MAP LCD DRIVER

■ GENERAL DESCRIPTION

The NJU6677 is a bit map LCD driver to display graphics or characters. It contains 15,840 bits display data RAM, microprocessor interface circuits, instruction decoder, 132-segment and 88-common drivers.

The bit image display data is transferred to the display data RAM by serial or 8-bit parallel interface.

The NJU6677 displays 88 x 132 dots graphics or 8-character 5-line by 16 x 16 dots character.

It oscillates by built-in OSC circuit without any external components. Furthermore, the NJU6677 features Partial Display Function which creates up to 2 blocks of active display area and optimizes duty cycle ratio. This function sets optimum boosted voltage by the combination with both of programmable 5-time voltage booster circuit and 201-step electrical variable resistor. As result, it reduces the operating current.

The operating voltage from 2.4V to 3.6V and low operating current are useful for small size battery operating items.

■ FEATURES

- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 15,840 bits
- 220 LCD Drivers 88-common and 132-segment
- Direct Microprocessor Interface for both of 68 and 80 type MPU
- Serial Interface
- Partial Display Function

(2 blocks of active display area and automatic duty cycle ratio selection)

- Easy Vertical Scroll by the variable start line address and over size display data RAM
- Programmable Bias selection; 1/4,1/5,1/6,1/7,1/8,1/9,1/10 bias
- Common Driver Order Assignment by mask option

Version	Co to C87(Pin name)
NJU6677A	Como to Com87
NJU6677B	Com87 to Com0

Useful Instruction Set

Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Display Start Line Set, Partial Display, Bias Select, Column Address Set, Status Read, All On/Off, Voltage Booster Circuits Multiple Select(Maximum 5-time), n-Line Inverse, Read Modify Write, Power Saving, ADC Select, etc.

- Power Supply Circuits for LCD; Programmable Voltage Booster Circuits(5-time Maximum), Regulator, Voltage Follower x 4
- Precision Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.4V to 3.6V
- LCD Driving Voltage --- 6.0V to 18V
- Package Outline --- COF / TCP / Bumped Chip

C-MOS Technology

■ PACKAGE OUTLINE




NJU6677CL

JUL.10.2000 Ver.2.1



■ PAD LOCATION



Chip Center : X=0um,Y=0um

Chip Size : X=8.31mm,Y=2.93mm

Chip Thickness : 675um ± 30um
Bump Size : 45um x 83um
Pad pitch : 60um(Min)
Bump Height : 15um TYP.

Bump Material : Au



■ TERMINAL DESCRIPTION

Chip Size 8.31x2.93mm (Chip Center X=0um,Y=0um)

PAD No.	Terminal	X= um	Y= um
1	DUMMY0	-3884.0	-1305.0
2	VDD	-3179.2	-1305.0
3	P/S	-3014.1	-1305.0
4	SEL68	-2793.7	-1305.0
5	RES	-2557.3	-1305.0
6	Vss	-2400.1	-1305.0
7	T2	-2242.9	-1305.0
8	T1	-2007.3	-1305.0
9	OSC1	-1786.9	-1305.0
10	OSC2	-1550.5	-1305.0
11	ĊS	-1330.1	-1305.0
12	Α0	-1093.7	-1305.0
13	WR	-873.3	-1305.0
14	RD	-636.9	-1305.0
15	Do	-400.2	-1305.0
16	D1	-179.8	-1305.0
17	D2	40.6	-1305.0
18	D3	261.0	-1305.0
19	D4	481.4	-1305.0
20	D5	701.8	-1305.0
21	D6(SCL)	922.2	-1305.0
22	D7(SI)	1142.6	-1305.0
23	Vss	1300.1	-1305.0
24	Vout	1370.1	-1305.0
25	C 4+	1466.0	-1305.0
26	C4-	1614.8	-1305.0
27	C3+	1674.8	-1305.0
28	C3-	1823.6	-1305.0
29	C2+	1883.6	-1305.0
30	C 2-	2032.4	-1305.0
31	C1+	2092.4	-1305.0
32	C1 ⁻	2241.2	-1305.0
33	VDD	2311.2	-1305.0
34	VR	2491.2	-1305.0
35	V5	2561.2	-1305.0
36	V 4	2631.2	-1305.0
37	Vз	2701.2	-1305.0
38	V2	2771.2	-1305.0
39	V1	2841.2	-1305.0
40	VDD	2911.2	-1305.0
41	DUMMY1	3119.2	-1305.0
42	DUMMY2	3179.2	-1305.0
43	DUMMY3	3239.2	-1305.0
44	DUMMY4	3884.0	-1305.0
45	C ₀	3995.0	-1318.1
46	C1	3995.0	-1258.1
47	C 2	3995.0	-1198.1
48	С3	3995.0	-1138.1
49	C 4	3995.0	-1078.1
50	C 5	3995.0	-1018.1
			<u> </u>

PAD No.	Terminal	X= um	Y= um
51	C 6	3995.0	-958.1
52	C7	3995.0	-898.1
53	C8	3995.0	-838.1
54	C 9	3995.0	-778.1
55	C 10	3995.0	-718.1
56	C 11	3995.0	-658.1
57	C 12	3995.0	-598.1
58	C 13	3995.0	-538.1
59	C 14	3995.0	-478.1
60	C 15	3995.0	-418.1
61	C 16	3995.0	-358.1
62	C 17	3995.0	-298.1
63	C 18	3995.0	-238.1
64	C 19	3995.0	-178.1
65	C 20	3995.0	-118.1
66	C 21	3995.0	-58.1
67	C 22	3995.0	1.9
68	C 23	3995.0	61.9
69	C 24	3995.0	121.9
70	C 25	3995.0	181.9
71	C 26	3995.0	241.9
72	C 27	3995.0	301.9
73	C 28	3995.0	361.9
74	C 29	3995.0	421.9
75	C 30	3995.0	481.9
76	C31	3995.0	541.9
77	C 32	3995.0	601.9
78	C33	3995.0	661.9
79	C 34	3995.0	721.9
80	C 35	3995.0	781.9
81	C 36	3995.0	841.9
82	C 37	3995.0	901.9
83	C 38	3995.0	961.9
84	C 39	3995.0	1021.9
85	C 40	3995.0	1081.9
86	C 41	3995.0	1141.9
87	C 42	3995.0	1201.9
88	C 43	3995.0	1261.9
89	S ₀	3995.0	1321.9
90	S1	3870.0	1305.0
91	S2	3810.0	1305.0
92	S3	3750.0	1305.0
93	S4	3690.0	1305.0
94	S ₅	3630.0	1305.0
95	S ₆	3570.0	1305.0
96	S7	3510.0	1305.0
97	S8	3450.0	1305.0
98	S9	3390.0	1305.0
99	S10	3330.0	1305.0
100	S 11	3270.0	1305.0
lia Ca Sta	ı		



PAD No.	Terminal	X= um	Y= um
101	S12	3210.0	1305.0
102	S13	3150.0	1305.0
103	S14	3090.0	1305.0
104	S 15	3030.0	1305.0
105	S16	2970.0	1305.0
106	S17	2910.0	1305.0
107	S18	2850.0	1305.0
108	S 19	2790.0	1305.0
109	S20	2730.0	1305.0
110	S21	2670.0	1305.0
111	S22	2610.0	1305.0
112	S 23	2550.0	1305.0
113	S24	2490.0	1305.0
114	S 25	2430.0	1305.0
115	S 26	2370.0	1305.0
116	S27	2310.0	1305.0
117	S 28	2250.0	1305.0
118	S29	2190.0	1305.0
119	S30	2130.0	1305.0
120	S31	2070.0	1305.0
121	S32	2010.0	1305.0
122	S33	1950.0	1305.0
123	S34	1890.0	1305.0
124	S35	1830.0	1305.0
125	S36	1770.0	1305.0
126	S 37	1710.0	1305.0
127	S38	1650.0	1305.0
128	S 39	1590.0	1305.0
129	S40	1530.0	1305.0
130	S41	1470.0	1305.0
131	S42	1410.0	1305.0
132	S43	1350.0	1305.0
133	S44	1290.0	1305.0
134	S 45	1230.0	1305.0
135	S46	1170.0	1305.0
136	S47	1110.0	1305.0
137	S48	1050.0	1305.0
138	S 49	990.0	1305.0
139	S 50	930.0	1305.0
140	S51	870.0	1305.0
141	S52	810.0	1305.0
142	S 53	750.0	1305.0
143	S 5 4	690.0	1305.0
144	S 5 5	630.0	1305.0
145	S 5 6	570.0	1305.0
146	S 57	510.0	1305.0
147	S 58	450.0	1305.0
148	S 5 9	390.0	1305.0
149	S 60	330.0	1305.0
150	S61	270.0	1305.0
100	001	210.0	1000.0

PAD No.	Terminal	X= um	Y= um
151	S62	210.0	1305.0
152	S63	150.0	1305.0
153	S64	90.0	1305.0
154	S65	30.0	1305.0
155	S66	-30.0	1305.0
156	S67	-90.0	1305.0
157	S68	-150.0	1305.0
158	S69	-210.0	1305.0
159	S 70	-270.0	1305.0
160	S71	-330.0	1305.0
161	S72	-390.0	1305.0
162	S73	-450.0	1305.0
163	S74	-510.0	1305.0
164	S75	-570.0	1305.0
165	S76	-630.0	1305.0
166	S77	-690.0	1305.0
167	S78	-750.0	1305.0
168	S 79	-810.0	1305.0
169	S80	-870.0	1305.0
170	S81	-930.0	1305.0
171	S82	-990.0	1305.0
172	S83	-1050.0	1305.0
173	S84	-1110.0	1305.0
174	S85	-1170.0	1305.0
175	S86	-1230.0	1305.0
176	\$87	-1290.0	1305.0
177	S88	-1350.0	1305.0
178	S89	-1410.0	1305.0
179	S90	-1470.0	1305.0
180	S91	-1530.0	1305.0
181	\$92	-1590.0	1305.0
182	S 93	-1650.0	1305.0
183	S94	-1710.0	1305.0
184	S 95	-1770.0	1305.0
185	S96	-1830.0	1305.0
186	S97	-1890.0	1305.0
187	S98	-1950.0	1305.0
188	S99	-2010.0	1305.0
189	S100	-2070.0	1305.0
190	S101	-2130.0	1305.0
191	S102	-2190.0	1305.0
192	S103	-2250.0	1305.0
193	S104	-2310.0	1305.0
194	S105	-2370.0	1305.0
195	S106	-2430.0	1305.0
196	S107	-2490.0	1305.0
197	S108	-2550.0	1305.0
198	S109	-2610.0	1305.0
199	S110	-2670.0	1305.0
200	S111	-2730.0	1305.0

New Japan Radio Co., Ltd.




PAD No.	Terminal	X= um	Y= um
201	S112	-2790.0	1305.0
202	S113	-2850.0	1305.0
203	S114	-2910.0	1305.0
204	S115	-2970.0	1305.0
205	S116	-3030.0	1305.0
206	S117	-3090.0	1305.0
207	S118	-3150.0	1305.0
208	S119	-3210.0	1305.0
209	S120	-3270.0	1305.0
210	S121	-3330.0	1305.0
211	S122	-3390.0	1305.0
212	S123	-3450.0	1305.0
213	S124	-3510.0	1305.0
214	S125	-3570.0	1305.0
215	S126	-3630.0	1305.0
216	S127	-3690.0	1305.0
217	S128	-3750.0	1305.0
218	S129	-3810.0	1305.0
219	S130	-3870.0	1305.0
220	S131	-3995.0	1321.9
221	C 87	-3995.0	1261.9
222	C 86	-3995.0	1201.9
223	C 85	-3995.0	1141.9
224	C 84	-3995.0	1081.9
225	C 83	-3995.0	1021.9
226	C 82	-3995.0	961.9
227	C 81	-3995.0	901.9
228	C 80	-3995.0	841.9
229	C 79	-3995.0	781.9
230	C 78	-3995.0	721.9
231	C 77	-3995.0	661.9
232	C 76	-3995.0	601.9
233	C 75	-3995.0	541.9
234	C 74	-3995.0	481.9
235	C 73	-3995.0	421.9
236	C 72	-3995.0	361.9
237	C71	-3995.0	301.9
238	C 70	-3995.0	241.9
239	C 69	-3995.0	181.9
240	C 68	-3995.0	121.9
241	C 67	-3995.0	61.9
242	C 66	-3995.0	1.9
243	C 65	-3995.0	-58.1
244	C 64	-3995.0	-118.1
245	C 63	-3995.0	-178.1
246	C 62	-3995.0	-238.1
247	C 61	-3995.0	-298.1
248	C 60	-3995.0	-358.1
249	C 59	-3995.0	-418.1
250	C 58	-3995.0	-478.1

		.,	
PAD No.	Terminal	X= um	Y= um
251	C 57	-3995.0	-538.1
252	C 56	-3995.0	-598.1
253	C 55	-3995.0	-658.1
254	C 54	-3995.0	-718.1
255	C 53	-3995.0	-778.1
256	C 52	-3995.0	-838.1
257	C 5 1	-3995.0	-898.1
258	C 50	-3995.0	-958.1
259	C 49	-3995.0	-1018.1
260	C 48	-3995.0	-1078.1
261	C 47	-3995.0	-1138.1
262	C 46	-3995.0	-1198.1
263	C 45	-3995.0	-1258.1
264	C 44	-3995.0	-1318.1



■ BLOCK DIAGRAM





■ TERMINAL DESCRIPTION

No.	Symbol	1/0		Function							
1,41 to 44	DUMMY0 to DUMMY4			Dummy Terminals. These terminals are insulated.							
2,33,40	VDD	Power	VDD=+3V								
6,23	Vss	GND	Vss=0V								
39, 38, 37, 36, 35	V1 V2 V3 V4 V5	Power	not used, supply relation. VDD≥V1≥V2 When the interna	CD Driving Voltage Supplying Terminal. When the internal voltage booster is not used, supply each level of LCD driving voltage from outside with following elation. VDD≥V1≥V2≥V3≥V4≥V5 When the internal power supply is on, the internal circuits generate and supply ollowing LCD bias voltage from V1 to V4 terminals.							
			Bias	V1	V2	V3	V4				
			1/4Bias	V5+3/4VLCD	V5+2/4VLCD	V5+2/4VLCD	V5+1/4VLCD	İ			
			1/5Bias	V5+4/5VLCD	V5+3/5VLCD	V5+2/5VLCD	V5+1/5VLCD	İ			
			1/6Bias	V5+5/6VLCD	V5+4/6VLCD	V5+2/6VLCD	V5+1/6VLCD				
			1/7Bias	V5+6/7VLCD	V5+5/7VLCD	V5+2/7VLCD	V5+1/7VLCD				
			1/8Bias	V5+7/8VLCD	V5+6/8VLCD	V5+2/8VLCD	V5+1/8VLCD				
			1/9Bias	V5+8/9VLCD	V5+7/9VLCD	V5+2/9VLCD	V5+1/9VLCD				
			1/10Bias	V5+9/10VLCD	V5+8/10VLCD	V5+2/10VLCD	V5+1/10VLCD	İ			
31,32, 29,30, 27,28, 25,26	C1+,C1- C2+,C2- C3+,C3- C4+,C4-	0	(VLCD=VDD-V5) Step up capacito Voltage booster	or connecting to circuit (Maximu	erminals. m 5-time)						
24	Vout	0	Step up voltage terminal and Vss	output terminal.	Connect the	step up capac	itor between th	nis			
34	VR	I	Voltage adjust te	rminal. V5 leve een VDD and V	l is adjusted by terminal.	y external blee	eder resistance)			
8, 7	T1	ı	LCD bias voltage	e control termin	als. (*:Don't C	Care)					
7	T2		T1	T2 Volt	age er Cir. Volta	ge Adj. V	/F Cir.				
			L			ilable Av	ailable				
			Н				ailable				
			Н	H Not	Avail. Not	Avail. Av	ailable				
		-	P/S="H": Tri-state bi-directional Data I/O terminal in 8-bit parallel operation. P/S="L": D7=Serial data input terminal. D 6=Serial data clock signal input terminal. Data from SI is loaded at the rising edge of SCL and latched as the parallel data at 8th rising edge of SCL.								
15 to 22	D0 to D7 (SI) (SCL)	l/O	P/S="L" : D7=Se termina	rial data input al. Data from S	terminal. D 6= I is loaded at t	Serial data cl he rising edge	ock signal inpu e of SCL and	n. ıt			
15 to 22	D7 (SI)	I/O	P/S="L" : D7=Se termina latched Connect to the A distinguished be	rial data input al. Data from S I as the paralle ddress bus of tween Display	terminal. D 6= is loaded at t I data at 8th r MPU. The data	Serial data cl he rising edge ising edge of a on the D o to	ock signal inpu e of SCL and SCL. o D7 is	n. It			
	D7 (SI) (SCL)		P/S="L" : D7=Se termina latched Connect to the A distinguished be	rial data input al. Data from S I as the paralle ddress bus of tween Display H splay Data	terminal. D 6= I is loaded at t I data at 8th r MPU. The data data and Instru L Instruction terminal goes	Serial data cl he rising edge ising edge of a on the D o to action by statu to "L", the init	ock signal inpute of SCL and SCL. Do Do is sof A0.	n. It			



No	Symbol	I/O				Fu	nctio	n			
14	RD(E)	-	<in 80="" case="" mpu="" of="" type=""> RD signal of 80 type MPU input terminal. Active "L" During this signal is "L", Do to D7 terminals are output. <in 68="" case="" mpu="" of="" type=""> Enable signal of 68 type MPU input terminal. Active "H"</in></in>								
13	WR(RW)	I	<in 80="" case="" mpu="" of="" type=""> Connect to the 80 type MPU WR signal. Actie "L". The data on the data bus input syncronizing the rise edge of this signal. <in 68="" case="" mpu="" of="" type=""> The read/write control signal of 68 type MPU input terminal. R/W H State Read Write</in></in>					gnal.			
4	SEL68	ı	MPU interface ty	pe seled	ction to	erminal					
			SEL68	Н		L					
			State	68 T	уре	80 T	/p e				
3	P/S	I	serial or parallel	interfac	e sele	ction te	rminal.				_
			P/S Ch	nip Select	Data/C	ommand	Data		Read/Write	serial Clock	
			"H"	CS		Α	D ₀ to D)7	RD,WR	-	
			"L"	CS	P	40	SI(D7) \	Write Only	SCL(D ₆)	
			RAM data the serial in	nterface) .						
			In case of the se "H" or "L", and	D ₀ to D	5 are	high im	pedano	ce.	I WK IIIUS	i be lixed	
9, 10	OSC1 OSC2	_	System clock inp For external cloc	ut termi k opera	nal for tion, tl	· Make ne cloci	r testing c shoud	g.(TI I be	his termina input to O	al should b SC1 termi	e Open) nal.
45 to 88	C0 to C43	0	LCD driving sign Segmet output Common outpu	termina	als:S o	to S ₁₃	1 7				
			Segment output the following out in the RAM.(non the RAM.)	put volt	ages a	are sele overse f	ected by unction	/ the s)	e combina	tion of FR	and data
			RAM	FR		Outpu	t Voltag	je			
89 to 220	S0 to S131	0	Data	H		rmal /DD	Re	ever: V2	se		
	0131		н	L		V5	+	V2 V3			
			L	Н		V2		Vdd			
				L		Vз		V5			
			Common output	terminal							
264 to 221	C 44 to C 87	0	The following out of common.		ages a				e combinat	tion of FR	and status
			Scan data	FR		Outpu	ıt Voltag	je			
			н	H L			V5 Vdd				
			 . 	H			V D D				
1	I			1			V4				



■ Functional Description

(1) Description for each blocks

(1-1) Busy Flag (BF)

While the internal circuits are operating, the busy flag (BF) is "1" and any instruction excepting for the status read are inhibited .

The busy flag goes to "1" from D7 terminal when status read instruction is executed.

When enough cycle time over than tCYC indicated in "BUS TIMING CHARACTERISTICS" is ensured, no need to check the busy flag for reduction of the MPU loads.

(1-2) Display Start Line Register

The Display start Line Register is a pointer register which indicates the address in the Display Data RAM corresponding with COM₀(normally it display the top line in the LCD Panel). This register also operates for vertical display scroll, the display page change and so on. The Display Start Line Set instruction sets the display start address of the Display Data RAM represented in 8-bit to this register.

(1-3) Line Counter

The Line Counter generates the line address of display data RAM by the count up operation synchronizing the common cycle after the reset operation at the status change of internal FR signal.

(1-4) Column Address Counter

The column address counter is 8-bit pre-settable counter addressing the column address of display data RAM as shown in Fig. 1. It is incremented (+1) up to (84)H by the Display Data Read/Write instruction execution. It stops the count up operation at (84)H, and it does not count up non existing address area over than (84)H by the count lock function. This count lock is released by new column address set.

The column address counter is independent of the Page Register.

By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM corresponding to the Segment Driver.

(1-5) Page Register

The page register gives a page address of Display Data RAM as shown in Fig. 1. When the MPU accesses the data with the page change, the page address set instruction is required.

(1-6) Display Data RAM

Display Data RAM is the bit map RAM consisting of 15,840 bits to memorize the display data corresponding to each pixel of LCD panel. The each bit in the Display Data RAM corresponds to the each pixel of the LCD panel and controls the display by following bit data.

When Normal Display: On="1", Off="0" When Inverse Display: On="0", Off="1"

The Display Data RAM outputs 132-bit parallel data in the area addressed by the line counter, and these data are set into the Display Data Latch.

The access operation from MPU to the display data RAM and the data output from the display data RAM are so controlled to operate independently that the data rewriting does not influence with any malfunctions to the display. The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig.1.

(1-7) Common Driver Assignment

The scanning order can be assigned by mask option as shown on Table 1.

Table 1

	COM Outputs Terminals							
PAD No.	45 88		221 264					
Pin name	C 0 C 43		C 87 C 44					
Ver.A	COM0 ————————————————————————————————————		COM87 ← COM44					
Ver.B	COM87 COM 44		COM0 ————————————————————————————————————					






Fig.1 Correspondence with Display Data RAM Address



(1-8) Reset Circuit

Reset circuit operates the following initializations when the condition of RES terminal goes to "L" level.

Initialization

- 1 Display Off
- 2 Normal Display (Non-inverse display)
- 3 ADC Select: Normal (ADC Instruction Do ="0")
- 4 Read Modify Write Mode Off
- 5 Internal Power supply (Voltage Booster) circuits Off
- 6 Static Drive Off
- 7 Driver Output Off
- 8 Clear the serial interface register
- 9 Set the address(00)H to the Column Address Counter
- 10 Set the 1st Line in the Display Start Line Register.page (00)H to the Page Address Register
- 11 Set the page "0" to the Page Address Register
- 12 Set the EVR register to (FF)H
- 13 Set the All display(1/88 duty)
- 14 Set the Bias select(1/10 Bias)
- 15 Set the 5-Time Voltage Booster
- 16 Set the n line turn over register (0)H

The RES terminal should be connected to the Reset terminal of MPU for the initialization at the mean time with MPU as shown in "MPU Interface Example". The period of reset signal requires over than 10us RES="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of RES signal, the operation goes to normal.

When the internal LCD power supply is not used, the external LCD power supply into the NJU6677 must be turned on during \overline{RES} = "L". Although the condition of \overline{RES} ="L" clear each registers and initialize as above, the oscillation circuit and the output terminal conditions (Do to D7) are not influenced. The initialization must be performed using \overline{RES} terminal at the power on, to prevent hung up or any incorrect operations. The reset Instruction performs the initialization procedures from No.9 to No.16 as shown in above.

Note) The noise into the $\overline{\text{RES}}$ terminal should be eliminated to avoid the error on the application with the careful design.

(1-9) LCD Driving

(a) LCD Driving Circuits

LCD driving circuits are consisted of 220 multiplexers which operate as 132 Segment drivers and 88 Common drivers. 88 Common drivers with the shift register scan the common display signal. The combination of the Display data, COM scan signal and FR signal form into the LCD driving output voltage. The output wave form is shown in the Fig. 7.

(b) Display Data Latch Circuits

Display Data Latch stores 132-bit display data temporarily which is output to LCD driver circuits at a common cycle from Display Data RAM addressed by Line Counter. The instructions of Display On/Off, Display inverse ON/OFF and Static Drive On/Off control only the data in Display Data Latch, therefore, the data in the Display Data RAM is not changed.

(c) Line Counter and Latch signal of Latch Circuits

The clock to Line Counter and latch signal to the Latch Circuits are generated from the internal display clock (CL). The line address of Display Data RAM is renewed synchronizing with display clock(CL). 132 bits display data are latched in display latch circuits synchronizing with display clock, and then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

(d) Display Timing Generator

Display Timing Generator generates the timing signal for the display system by combination of the master clock CL and Driving Signal FR (refer to Fig.2). The Frame Signal FR and LCD alternative signal generate LCD driving waveform of the two frame alternative driving method or n-Line inverse driving method.

Vз



(e)Common Timing Generation The common timing is generated by display clock. -Waveform of Display Timing(without the n-line inverse function, the line inverse register in set to 0) 5 6 7 8 85 86 87 88 CL FR -Vdd ·V1 C0 -V4 -V5 -Vdd -V1 C1 V4 **V**5 RAM DATA VDD - V2 Sn Vз Fig.2 -Waveform of Display Timing(with the n-line inverse function, n=7, the line inverse register in set to 6) 87 88 1 2 3 4 5 6 85 86 87 88 2 CL FR .Vdd -V1 C0 V4 ·V5 .Vdd -V1 C1 -V4 RAM DATA VDD - V2 Sn

Fig.3



(f) Oscillation Circuit

The Oscillation Circuit is a low power CR oscillator incorporating with Resistor and Capacitor. It generates clocks for display timing signal source and voltage booster circuits. The oscillation circuit output frequency is divided as shown in below for display clock CL.

-The relation between duty and divide

Duty	1/8	1/16	1/24	1/32	1/40	1/48	1/56,64	1/72	1/80,88
Divide	1/44	1/22	1/15	1/11	1/9	1/7	1/6	1/5	1/4

(g) Power Supply Circuit

Internal Power Supply Circuit generate the High voltage and Bias voltage for the LCD. The power Supply Circuit consists of Voltage Booster (5-Time maximum) Circuits, Regulator Circuits, and Voltage Followers. The internal Power Supply is designed for small size LCD panel, therefore it is not suitable for the large size LCD panel application. If the contrast is not good in the large size LCD panel application, please supply the external.

The suitable values of the capacitors connecting to the V1 to V5 terminals and the voltage booster circuit, and the feedback resistors for V5 operational amplifier depend on the LCD panel. And the power consumption with the LCD panel is depending on the display pattern. Please evaluate with actual LCD module.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the voltage booster circuits, regulator circuits, voltage follower circuits are turned off. In this time, the bias voltage of V1, V2, V3, V4, and V5 for the LCD should be supplied from outside, terminals C1+, C1-, C2+, C2-, C3+, C3-, C4+, C4- and VR should be open. The status of internal power supply is selected by T1 and T2 terminal. Furthermore the external power supply operates with some of internal power supply function.

T1	T 2	Voltage Booster	Voltage Adj.	Buffer(V/F)	Ext.Pow Supply	C1+,C1- to C4+,C4-	VR Term.
L	L/H	ON	ON	ON	-		
Н	L	OFF	ON	ON	Vout	Open	
Н	Н	OFF	OFF	ON	V5,VOUT	Open	Open


When (T₁, T₂)=(H, L), C₁-, C₁-, C₂-, C₂-, C₃-, C₃-, C₄-, C₄- terminals for voltage booster circuits are open because the voltage booster circuits doesn't operate. Therefore LCD driving voltage to the VouT terminal should be supplied from outside.

When (T₁, T₂)=(H, H), terminals for voltage booster circuits and VR are open, because the voltage booster circuits and Voltage adjust circuits do not operate.




OPower Supply applications

(1)External power supply operation.



(2)Internal power supply operation.(Voltage Booster, Voltage Adj., Buffer(V/F))Internal power supply ON (instruction) (T1,T2)=(L,L)




(3)External power supply operation with


Voltage Adjustment,3 Buffer(V/F)

Internal power supply ON (Instruction) (T1,T2) = (H,L)

(4)External power supply operation adjusted Voltage to V5.

Internal power supply (Instruction) (T1,T2) =(H,H)





 \otimes : These switches should be open during the power save mode.



(2) Instruction

The NJU6677 distinguishes the signal on the data bus by combination of A0, \overline{RD} and \overline{WR} . The decode of the instruction and execution performs depending on the internal timing only neither the external clock. In case of serial interface, the data input as MSB first serially. The Table. 4 shows the instruction codes of the NJU6677.

Table 4. Instruction Code

(*:Don't Care)

						Tab	le 4.	Inst	tructi	ion (Code)		(*:Don't Care)
							(Code)					
		Instruction	A 0	R D	W - R	D 7	D 6	D 5	D 4	D 3	D 2	D 1	Dο	Description
(1)	Dis	splay ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD Display ON/OFF 0:OFF 1:ON
(2)		splay Start Line Set gh Order 4bits	0	1	0	0	1	0	1	F		Orde ress		Determine the Display Line of RAM to the COMO. (Set the Higher order 4bits)
		splay Start Line Set wer Order 4bits	0	1	0	0	1	1	0	L		Ord		Determine the Display Line of RAM to the COMO. (Set the Lower order 4bits)
(3)	Pa 4b	ge Address Set its	0	1	0	1	1	0	0	Ра	ge A	\ d d re	ess	Set the 4 bit page of DD RAM to the Page Address Register
(4)		lumn Address Set gh Order 4bits	0	1	0	0	0	0	1			Orde n Ad		Set the Higher order 4 bits Column Address to the Reg.
		lumn Address Set wer Order 4bits	0	1	0	0	0	0	0			Ord n Ad		Set the Lower order 4 bits Column Address to the Reg.
(5)	S ta	atus Read	0	0	1		Sta	tus		0	0	0	0	Read out the internal Status
(6)	W r	ite Display Data	1	1	0			V	V rite	Dat	a	-		Write the data into the Display Data RAM
(7)	Re	ad Display Data	1	0	1			R	Read	Dat	а			Read the data from the Display Data RAM
(8)		rmal or Inverse of /OFF Set	0	1	0	1	0	1	0	0	1	1	0	Inverse the ON and OFF Display 0:Normal 1:Inverse
(9)		nole Display ON ormal Display	0	1	0	1	0	1	0	0	1	0	0 1	W hole Display Turns ON 0:Normal 1:W hole Disp. ON
(10)	S u m o	b instruction table de	0	1	0	0	1	1	1	0	0	0	0	Set the Sub instruction table.
(11)	Ра	rtial Display												
		1st Block, Set Start display unit	0	1	0	0	0	0	0	S		displa nit	а у	Set the Start display unit of 1st Block.
		1st Block, Set The number of display units	0	1	0	0	0	0	1			er o y uni		Set the number of display units of 1st Block.
		2nd Block, Set Start display unit	0	1	0	0	0	1	0	S		displa nit	а у	Set the Start display unit of 2nd Block.
		2nd Block, Set The number of display units	0	1	0	0	0	1	1			er o y uni		Set the number of display units of 2nd Block.
		Partial display on	0	1	0	0	1	0	0	0	0	0	0	It comes off the mode to set and a display is executed.
(12)	n-li S e	ne Inverse Drive t												
		Register Set Higher order 2 bits	0	1	0	0	1	0	1	*	*		h e r d e r	Set the number of inverse drive line.
		Register Set Lower order 4 bits	0	1	0	0	1	1	0	L	o w e i	rord	e r	Set the number of inverse drive line.
		n-line Inverse Drive Set is executed.	0	1	0	0	1	1	1	0	0	0	0	The execution of the line inverse drive.
(13)	ΕV	R Register Set												
		EVR Register Set Higher order 4 bits	0	1	0	1	0	0	0			Data r ord		Set the V5 output level to the EVR register. (Higher order 4 bits)
		EVR Register Set Lower order 4 bits	0	1	0	1	0	0	1			Data		Set the V5 output level to the EVR register. (Lower order 4 bits)
		EVR Register Set is executed.	0	1	0	1	0	1	0	0	0	0	0	The execution of the EVR.
(14)		d of sub instruction le mode	0	1	0	0	1	1	1	0	0	0	1	It ends the setting of sub instruction table.
	_			-				-			-	-		



(*:Don't Care)

	la aturatia a					(Code)					Decembries
	Instruction	Α0	RD	$\overline{\mathrm{WR}}$	D7	D6	D 5	D 4	Dз	D 2	D 1	Dο	Description
(15)	Bias Select	0	1	0	1	0	1	1	*		Bias	3	Select the bias (7 Patterns)
(16)	Voltage Booster Circuits Multiple Select	0	1	0	0	0	1	1	0	0	_	ost tiple	Set the Booster circuits (2 to 5 times)
(17)	Read Modify Write /End	0	1	0	1	1	1	0	0	0	0	0 1	Read Modify Write mode Do=0:On Do=1:End
(18)	Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits
(19)	Internal Power Supply ON/OFF	0	1	0	0	0	1	0	0	0	0		0:Int. Power Supply OFF 1:Int. Power Supply ON
(20)	LCD Driving Voltage Set	0	1	0	0	0	1	0	0	0	1	0	Set LCD Driving Voltage after the internal (external) power supply is turned on
(21)	Power Save (Dual Command)												Set the Power Save Mode (LCD Display OFF +Whole Display Turns ON)
(22)	ADC Select	0	1	0	1	0	1	0	0	0	0	0 1	Set the DD RAM vs Segment D0=0:Normal D0=1:Inverse



(3) Explanation of Instruction Code

(3-1) Display On/Off

This instruction executes whole display On/Off without relationship of the data in the Display Data RAM and internal conditions.

_	Α0	RD	WR	D7	D6	D5	D4	Dз	D2	D1	Do
	0	1	0	1	0	1	0	1	1	1	D

D 0:Display Off 1:Display On

(3-2) Display Start Line

This instruction sets the line address of Display Data RAM corresponding the COM0 terminal (the highest position line of display in normal application). The display area is fixed automatically by number of display line which corresponds the display duty ratio from the pointed line address as the start line. This instruction realizes the vertical smooth scroll with extra display RAM or the page address change by dynamic line addressing. In this time, the contents of RAM are not changed.

Α0	R D	WR	D7	D6	D5	D4	Dз	D2	D1	D ₀
0	1	0	0	1	0	1	А7	A6	A 5	A4
0	1	0	0	1	1	0	Аз	A2	A 1	A ₀

A 7	A6	A 5	A4	Аз	A2	A 1	A ₀	Line Address(HEX)
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
				:				:
				:				:
0	1	1	1	0	1	1	1	77

(3-3) Page Address Set

When MPU accesses the Display Data RAM, the page address must be selected before the data writing. The access to the Display Data RAM is available by the page and column address set (Refer the Fig. 1). The page address change does not influence with the display.

									R/W			
_	Dο	D 1	D 2	Dз	D 4	D 5	D 6	D 7	WR	RD	Α0	
(*:Don't Care)	A 0	A 1	A 2	Аз	0	0	1	1	0	1	0	

Аз	A 2	A 1	Α0	Page
0	0	0	0	0
0	0	0	1	1
	;			:
	:			:
1	1	1	0	14



(3-4) Column Address

When MPU accesses the Display Data RAM, the page address (refer(3-3)) and column address set are required before the data writing. The column address set requires twice address set which are higher order 4 bits address set and lower order 4 bits. When the MPU accesses the Display Data RAM sequentially, the column address is increase one by one automatically, therefore, the MPU can access only the data sequentially without address set.

After writing 1page data, page address setting is required due to page address doesn't increase automatically. The increment of the column address is stopped at the address of (83)H automatically, and the page address is not changed even if the column address increase to (83)H and stop. In this time the page address is not changed.

Α0	RD	R/ W	_	D7	D6	D5	D4	Dз	D2	D1	D ₀	
0	1	()	0	0	0	1	A7	A6	A 5	A4	Higher Order
0	1	()	0	0	0	0	Аз	A2	A 1	A ₀	Lower Order
A ₇	A ₆	A 5	A 4	A3	A2	A1	A ₀	Colur	nn Addre	ess(HEX))	l
0	0	0	0	0	0	0	0		0			
0	0	0	0	0	0	0	1		1			
				:					:			
				:					:			
1	0	0	0	0	0	1	1		83			

(3-5) Status Read

This instruction reads out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

	ΔΩ	<u>R D</u>	R/W WR	D7	D6	Ds.	D4	D3	Dο	D ₁	Dο
	AU	ΝD	VVIX	<i>D1</i>	Do	Do	D4	Do	DZ	וט	Du
I	0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

: BUSY=1 indicate the operating or the Reset cycle. The instruction can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column (segment) address and segment driver.

0 :Counterclockwise Output (Inverse) Column Address 131-n <---> Segment Driver n

1 :Clockwise Output (Normal) Column Address n <---> Segment Driver n

(Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF: Indicate the whole display On/Off status.

0 : Whole Display "On 1 : Whole Display "Off"

(Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET: Indicate the initializing by RES signal or reset instruction.

0:

1: Initialization Period



(3-6) Write Display Data

This instruction writes the 8-bit data on the data bus into the Display Data RAM. The column address increases "1" automatically after data writing, therefore, the MPU can write the 8-bit data into the Display Data RAM continuously without any address setting after the start address setting.

Α0	RD	R/W WR	D7	D6	D5	D4	Dз	D2	D1	D ₀
1	1	0				WRITE	DATA			


(3-7) Read Display Data

This instruction reads out the 8-bit data from Display Data RAM addressed by the column and page address. The column address increase "1" automatically after data reading out, therefore, the MPU can read out the 8-bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read must operate after column address set as the explanation in "(5-4) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data is not read out.

Α0	RD	R/W WR	D7	D6	D5	D 4	Dз	D2	D1	Do
1	0	1				READ	DATA			

(3-8) Normal or Inverse On/Off Set

This instruction changes the condition of display turn on and off as normal or inverse. The contents of Display Data RAM is not changed by this instruction execution.



(3-9) Whole Display On

This instruction turns on the all pixels indipendent of the contents of Display Data RAM. In this time, the contents of Display Data RAM is not changed and kept. This instruction takes precedence over the "Normal or Inverse On/Off Set Instruction".

A0	RD	WR	D7	D6	D5	D4	Dз	D2	D1	Do
0	1	0	1	0	1	0	0	1	0	D

D 0 : Normal Display


1: Whole Display turn on

When Whole Display On Instruction is executed in the Display Off status, the internal circuits go to the power save mode (refer to the (s) Power Save).




(3-10) Sub Instruction table mode

This instruction switches the instruction table from the main to the sub. The sub instruction table contains instructions of partial display, n-line inverse drive set and EVR register set as mentioned in (11), (12) and (13). The instruction of sub instruction table mode must be executed before above 3 sub instructions execution. The instruction of end of sub instruction table mode (14) switches the instruction table from the sub to the main. If any main instructions are written in the sub instruction mode, the NJU6677 will malfunction.



-Set sub Instruction table flow is shown below:





(3-11) Partial Display

This instruction divides the active display area in a LCD panel to 11 units consisting of 8 commons per unit and displays one or two blocks of active display area consisting of a unit or more. In the partial display mode, the display duty ratio is set automatically according to the number of unit in a block or two.

Therefore, the partial display function realizes to go down the LCD driving voltage according to the display duty ratio. As a result, the operation current of display system is much saved against the full display mode.

The display units


UNIT	0	(8 commons)
UNIT	1	1
UNIT	2	
UNIT	3	
UNIT	4	
UNIT	5	
UNIT	6	
UNIT	7	
UNIT	8	
UNIT	9	<u> </u>
UNIT	10	(8 commons)

88-common

132-segment

Partial display instruction

The partial display operates by the conbination of instructions which area unit number of start position start unit block in the display area and a number of display unit from start position to end as a block. The number of block is set up to two.



Note) Incase of full display (1/88 duty), all of units on the display are selected when the first start unit is set to "0" (0,0,0,0) and the second number of display unit is set to "11" (1,0,1,1). In this time, the second block settings are ignored.


In case of only one block display, the second block settings are ignored when the second start unit is set to "0" (0,0,0,0) and the second display unit number is set to "0" (0,0,0,0).

Keep the order of partial display instruction sequence.

Do not set over "UNIT 10" the display data in DD RAM are assigned continuously from page 0 for all of display block, even if non-display area is existed between the first block and the second.



The example of partial display setting



The above partial display condition is set as follows:

1)Set sub instruction mode

Α0	RD	R <u>/W</u> WR	D7	D6	D5	D4	Dз	D2	D1	Do	
0	1	0	0	1	1	1	0	0	0	0	Set sub instruction mode.

2)Set partial display conditions

	Α0	RD	R <u>/W</u> W R	D7	D6	D ₅	D4	Dз	D2	D1	Do	■ 1 st Block, Set start
	0	1	0	0	0	0	0	0	0	0	0	display unit to "0"
												■ 1st Block. Set the number
L	0	1	0	0	0	0	1	0	0	1	0	1 st Block, Set the number of display units to "2"
								-				■ 2 nd Block, Set start
L	0	1	0	0	0	1	0	0	1	0	0	display unit to "4"
			-					-	_			2 nd Block, Set the number
L	0	1	0	0	0	1	1	0	1	0	1	of display units to "5"
_		-						-	-		-	-
	0	1	0	0	1	0	0	0	0	0	0	Partial display on.

In this case, 1/56 duty. (Duty=1/(number of display units x 8))


3)End sub instruction mode

Α0	RD	R <u>/W</u> WR	D7	D6	D5	D4	Dз	D2	D1	Do	_ End sub instruction
0	1	0	0	1	1	1	0	0	0	1	mode. Back to main instruction mode.

Although the partial display instruction changes duty cycle ratio automatically and display area, LCD driving voltage, Bias and others are not changed. Therefore, the instruction of LCD driving voltage "OFF" (D=0) must be set before partial display operation, and the other instructions such as the n-line inverse drive set, EVR register set, bias select and voltage booster select should be set for optimum display-contrast. The "End of sub instruction mode" is required before these instructions in order to prevent momentary flickering.




-Set Partial Display flow is shown below:



(3-12) n-line Inverse Drive Mode

This instruction sets a line number for inversion of LCD driving signal levels between "1" and "0". It reduces the stripe shadow(crosstalk) and stabilizes display quality. The n-line inverse number is set according to the result of actual LCD panel display.

The instructions must be input in order of followings. These instructions are sub instruction sets and must be set after (3-10)Sub instruction table mode.



The actual operation starts after following instruction.

Α0	RD	R <u>/W</u> W R	D7	D6	D5	D4	Dз	D2	D1	Do
0	1	0	0	1	1	1	0	0	0	0



(3-13) EVR Register Set

This instruction controls voltage adjustment circuits of internal LCD power supply and changes LCD driving voltage "V5". Finally, it adjusts the contrast of LCD display. By setting a data into EVR register, V5 output voltage selects one condition out of 201-voltage conditions. The range of V5 voltage is adjusted by setting external resistors as mentioned in "(4)(b) Voltage Adjust Circuits".

This instruction is sub instruction and it must be set after (3-10) Sub instruction table mode.

Α0	 RD	R <u>/W</u> WR	D7	D6	D 5	D4	Dз	D2	D1	Do
0	1	0	1	0	0	0	A7	A6	A 5	A4
0	1	0	1	0	0	1	Аз	A2	A 1	Ao
A 7	A 6	A 5	A4	Аз	A2	A 1	A ₀		VLCD	
0	0	1	1	0	1	1	1		Low	
			:						:	
1	1	1	1	1	1	1	1		High	

VLCD=VDD-V5

When EVR doesn't use, set the EVR register to (1,1,1,1,1,1,1).

The actual operation starts after following instruction.

Α0	R D	R <u>/W</u> W R	D7	D6	D5	D 4	Dз	D2	D1	Do
0	1	0	1	0	1	0	0	0	0	0

(3-14) End of Sub instruction table mode

"End of sub instruction table mode" instruction switches instruction table from sub to main.

(11)Partial display, (12)n-line inverse drive mode, and (13)EVR are sub instruction sets on the sub instruction table. The instruction of "END of sub instruction mode" must be set after these sub instruction sets. The NJU6677 may occur in-correct operation if any main instructions on the main instruction table are input in mode of sub instruction table.

 Α0	R D	WR	D7	D6	D5	D4	Dз	D2	D1	D ₀
0	1	0	0	1	1	1	0	0	0	1



(3-15) Bias Select

This instruction decides the value of LCD driving voltage bias ratio.

Especially, the bias should be selected for display quality in partial mode.

		R/W									
Α0	RD	WR	D7	D6	D5	D4	Dз	D2	D1	Dο	<u>_</u>
0	1	0	1	0	1	1	*	A2	A1	Αo	(*:Don't Care)
	-	-				_	-		-	=	_
	A2	Д	.1	Ao		Bi	as				
	0	()	0		1	/4				

A2	A 1	Ao	Bias
0	0	0	1/4
0	0	1	1/5
0	1	0	1/6
0	1	1	1/7
1	0	0	1/8
1	0	1	1/9
1	1	*	1/10

(3-16) Voltage Booster Circuit Multiple Select

This instruction Selects a voltage boost time.

The multiple must be selected the voltage boost times according to the maximum boost times by the external capacitors connections or less. Especially, the multiple should be selected for display quality and saving operation current in partial display mode.

_	Α0	RD	R <u>/W</u> WR	D7	D6	D5	D4	Dз	D2	D1	Do
	0	1	0	0	0	1	1	0	0	A1	A ₀

Com	mand		Booster	Multiple	
A1	Ao	5times external capacitors connections	4times external capacitors connections	3times external capacitors connections	2times external capacitors connections
0	0	2-time			
0	1	3-time	2-time		
1	0	4-time	3-time	2-time	
1	1	5-time	4-time	3-time	2-time



(3-17) Read Modify Write/End

This instruction sets the Read Modify Write Mode for the column address increment control. In mode of the Read Modify Write, the column address increases "1" automatically when the Display Data Write Instruction is executed, but the address does not change when the Display Data Read Instruction is executed. This status is continued until End instruction execution. When the End instruction (D=1) is input, the column address goes back to the start address before the Read Modify Write instruction input. This function reduces the load of MPU for repeating the display data change in the fixed area (ex. cursor blink).

D="1" to release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.


Α0	RD	WR	D7	D6	D5	D4	Dз	D2	D1	D ₀
0	1	0	1	1	1	0	0	0	0	D

D 0: Read Modify Write On

1: End

Note) In mode of the Read Modify Write, any instructions except for Column Address Set can execute.

- Sequence of cursor blink display



New Japan Radio Co., Ltd.



(3-18) Reset

This instruction executes the following initialization.

Initialization

- (1) Set the Address (00)H into the Column Address Counter.
- (2) Set the Address (00)H into the Display Start Line Register.
- (3) Set the page "0" into the Page Address Register.
- (4) Set 0 to the EVR Register to (FF)H.
- (5) Set the All display(1/88 duty)
- (6) Set the Bias select(1/10 Bias)
- (7) Set the 5-Time Voltage Booster.
- (8) Set the n-line inverse register (0)H

In this time, the Display Data RAM is not influenced.

_	Α0	RD	R/W WR	D7	D6	D5	D4	Dз	D2	D1	D ₀
	0	1	0	1	1	1	0	0	0	1	0

The reset signal input to the RES terminal (hardware reset) must be input for the power on initialization. Reset instruction does not perform completely in stead of hardware reset using the RES terminal.

(3-19) Internal Power Supply ON/OFF

This instruction set the condition of internal Power Supply On/Off. Voltage Booster circuits, Voltage Regulator and Voltage Follower operate at On. To operate the voltage booster circuits, the oscillation circuits must be operating.

Α0	R D	WR	D7	D6	D5	D4	Dз	D2	D1	D ₀
0	1	0	0	0	1	0	0	0	0	D

D 0 : Internal Power Supply Off 1 : Internal Power Supply On

The internal Power Supply must be Off when external power supply using.


*1 The set up period of internal power supply On depends on the step up capacitors, voltage stabilizer capacitors, VDD and VLCD.

Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the (4)(d) Fig.4)



(3-20) LCD Driving Voltage Set

This instruction controls LCD driving waveform output through the COM/SEG terminals.




D 0 : LCD driving waveform output Off 1 : LCD driving waveform output On

The NJU6677 contains low power LCD driving voltage generator circuit reducing own operation current. Therefore, it requires the following sequence procedures at power on for the power source stabilized operation.


- LCD driving power supply ON/OFF sequences

The following sequences are required when the power supply is turned On/Off.

When the power supply is turned on again after the turn off (by the power save instruction), the power save release sequence ((3-21) Power Save) is required.



*1 The wait time depends on the C1 to C9, COUT capacitors (refer (4) (d)Fig.4), VDD and VLCD voltage. Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the following graph.)






(3-21) Power Save(Dual Command)


When both of Display Off and Whole Display On are executed, the internal circuits go to the power save mode and the operating current is reduced as some as the stand by current.

The internal status in the Power Save Mode is shown in follows:

- (1) Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- (2) Stop the LCD driving. Segment and Common drivers output VDD level.
- (3) Keep the display data and operating mode just before the power save mode.
- (4) All of LCD driving bias voltage fix to the VDD level.

The power save and its release perform according to the following sequences.






- *1 In the power save sequence, the power save mode is started after the second instruction "whole Display ON".
- *2 In the power save release sequence, the power save mode is released after the Normal Display instruction (Whole display OFF).
 - The instruction of display ON is input at any timing after the instruction of normal display in power save release sequence.
- *3 Until "LCD driving voltage set to ON" execution, NJU6677 operating current is higher than usual state and all COM/SEG terminals output VDD level continuously.
- *4 In case of the external power supply for LCD driving, it should be turned off and made condition like as unconnection or connected to VDD before the power save mode or at the same time. In this time, VOUT terminal should be made condition like as disconnection or connected to the lowest voltage of the system (V5 level from the external power supply).

(3-22) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.



D 0 : Clockwise Output (Normal)


1 : Counterclockwise Output (Inverse)




(4) Internal Power Supply


(a) 5-time voltage booster circuits


5-time voltage booster circuits connecting five capacitors between C1⁺ and C1⁻, C2⁺ and C2⁻, C3⁺ and C3⁻, C4⁺ and C4⁻, Vss and VouT boost the voltage of VDD - Vss to negative voltage (VDD Common) and output the boosted voltage from the VouT terminal. It selects one of boost time from 2 to 5 times by external capacitors connection. Furthermore, it also selects one of boost time by "Voltage Booster circuits multiple select" instruction. The boost voltage and the voltage booster circuits are shown in below. Voltage Booster circuits requires the clock signals from internal oscillation circuit, therefore, the oscillation circuits must be operating when voltage boost operation. The boost voltage times are shown in below. When 5-time voltage boost operation, the operation voltage of VDD-VouT should be less than 18V.




Examples for connecting the capacitors












(b) Voltage Adjust Circuits

The boosted voltage of Vout output from V5 through the voltage adjust circuits for LCD driving. The output voltage of V5 is adjusted by changing the Ra and Rb within the range of |V5| < |VOUT|. The output voltage is calculated by the following formula.



The voltage of VREG is a standard voltage produced from built-in bleeder resistance. VREG is possible to be fine-adjusted by EVR functions mentioned in (c).

For fine-adjustment of V5, R2 as variable resistor, R1 and R3 as fixed constant should be connected to VDD terminal, VR and V5, as shown in Fig.3.

[Design example for R1, R2 and R3 / Reference]

- R1+R2+R3=5MΩ(Determined by the current flown between VDD-V5)
- Variable voltage range by the R2. -6V to -7.5V (VLCD=VDD-V5 --> 9.0V to 10.5V)
 (Determined by the LCD electrical characteristics)
- VREG=3V(In case of EVR=(FF)H)
- R1, R2 and R3 are calculated by above conditions and the formula of (1) to below; R1=2.0M Ω , R2=0.5M Ω , R3=2.5M Ω

^{*} If the power supply voltage between VDD and VSS changes, V5 changes too. Therefore the power supply voltage should be stabilized for V5 stable operation.



(c) Contrast Adjustment by the EVR function

The EVR controls voltage of VREG by instruction and changes voltage of V5.

As result, LCD display contrast is adjusted by V₅. The EVR selects a voltage of VREG in the following 201 conditions by setting 6bits data into the EVR register.

In case of EVR operation, T1 terminal and T2 require to set couples of value as (L,L),(L,H) and (H,L) excepting for (H,H) and the internal power supply must turn on by instruction.

(37)H to (4F)H available for use. If keeping 3% precision set EVR over (4F)H.

	EVR register	VREG[V]	VLCD
:	:	:	Low
:	:	:	
(4F)H	(0,1,0,0,1,1,1,1)	(124/300) x (VDD-VSS)	:
:	:	:	:
:	:	:	:
(FD)H	(1,1,1,1,1,1,0,1)	(298/300) x (VDD-VSS)	:
(FE)H	(1,1,1,1,1,1,0)	(299/300) x (VDD-VSS)	:
(FF)H	(1,1,1,1,1,1,1)	(300/300) x (VDD-VSS)	High

Adjustable range of the LCD driving voltage by EVR function

The adjustable range is decided by the power supply voltage VDD and the ratio of external resistors Ra and Rb.

[Design example for the adjustable range / Reference]

- Condition VDD=3.0V, VSS=0V

Ra=1M
$$\Omega$$
, Rb=4M Ω (Ra:Rb=1:4)

The adjustable range and the step voltage are calculated as follows in the above condition.

In case of setting (4F)H in the EVR register,

VLCD =
$$((Ra+Rb)/Ra)VREG$$

= $(5/1) \times [(100/300) \times 3.0]$
= $6.2V$

In case of setting (FF)H in the EVR register,

$$VLCD = ((Ra+Rb)/Ra)VREG$$

= (5/1) x [(300/300) x 3.0]

$$= 15.0V$$

	Min.(4F)H	Max.(FF)H
Adjustable Range	6.2	15.0 [V]
Step Voltagre	50	[mV]


^{*} In case of VDD=3V



*) The VLCD operating temperature. Please refer to the following graphs.

(conditions) VDD = 3V
$$Ra{=}1M\Omega,\ Rb{=}4M\Omega\ (\ Ra{:}Rb=1{:}4\)$$
 Five times voltage

VLCD vs. Temperature (Typical Performance)






(d) LCD Driving Voltage Generation Circuits


The LCD driving bias voltage of V1,V2,V3,V4 are generated internally by dividing the V5 voltage with the internal bleeder resistance. And it is supplied to the LCD driving circuits after the impedance conversion with voltage follower circuit.

As shown in Fig. 4, Five capacitors are required to connect to each LCD driving voltage terminal for voltage stabilizing. And the value of capacitors C5, C6, C7, C8 and C9 are determined depending on the actual LCD panel display evaluation.

Using the internal Power Supply



Using the external Power Supply



Reference set up value

VLCD=VDD-V5 = 9.0 to 10.5V

COUT	to 1.0uF
C1 to C4	to 1.0uF
C5 to C9	0.1 to 0.47uF
R1	$2.0 extsf{M}\Omega$
R2	$0.5 extsf{M}\Omega$
R3	$2.5 \mathrm{M}\Omega$

Fig.4

When VSS > V5 --- VOUT=V5 When VSS \leq V5 --- VOUT=VSS

^{*1} Short wiring or sealed wiring to the VR terminal is required due to the high impedance of VR terminal.

^{*2} Following connection of Vout is required when external power supply using.



(5) MPU Interface

(5-1) Interface type selection

NJU6677 interfaces with MPU by 8-bit bidirectional data bus (D7 to D0) or serial (SI:D7). The 8 bit parallel or serial interface is determined by a condition of the P/S terminal connecting to "H" or "L" level as shown in Table 5. In case of the serial interface, status and RAM data read out operation is impossible.

Table 5

P/S	Туре	CS	Α0	RD	WR	SEL68	D7	D6	D ₀ to D ₅
Н	Parallel	cs	Α0	RD	WR	SEL68	D7	D6	Do to D5
L	Serial	cs	Α0	-	-	-	SI	SCL	Hi-Z

(5-2) Parallel Interface

The NJU6677 interfaces to 68 or 80 type MPU directly when the parallel interface (P/S="H") is selected. 68 type MPU or 80 is determined by the condition of SEL68 terminal connecting to "H" or "L" as shown in table 6.

SEL68	Туре	CS	A0	RD	WR	D ₀ to D ₇
Н	68 type MPU	cs	A0	Е	R/W	Do to D7
L	80 type MPU	CS	A0	RD	WR	Do to D7

(5-3) Discrimination of Data Bus Signal

The NJU6677 discriminates the mean of signal on the data bus by the combination of A0, E, R/W, and (RD, WR) signals as shown in Table 7.

Table 7

Common	68 type	80 1	type	Function		
A0	R/W	RD	WR	Function		
1	1	0	1	Read Display Data		
1	0	1	0	Write Display Data		
0	1	0	1	Status Read		
0	0	1	0	Write into the Register(Instruction)		

(5-4) Serial Interface.(P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminal CS set to "L"and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition when the chip is not selected. The data input from SI terminal is MSB first like as the order of D7,D6,- - - - D0, and the data are entered into the shift register synchronizing with the rise edge of the serial clock SCL. The data in the shift register are converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction of the serial input data is executed by the condition of A0 at the 8th serial clock rise edge. A0="H" is display data and A0="L" is instruction. When RES terminal becomes "L" or CS terminal becomes "H" before 8th serial clock rise edge, NJU6677 recognizes them as a instruction data incorrectly. Therefore a unit of serial data must be structured by 8-bit. The time chart for the serial interface is shown in Fig. 5. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface




Fig. 5



(5-5) Access to the Display Data RAM and Internal Register.


The NJU6677 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU reads out the data from the Display Data RAM, the read out data in the data read cycle (dummy read) is held in the bus-holder, then it is read out from the bus-holder to the system bus at the next data read cycle. When the MPU writes the data into the Display Data RAM, the data is held in the bus-holder, then it is written into the Display Data RAM by the next data write cycle.

Therefore high speed data transmission between MPU and NJU6677 is available because of it is not limited by the tacc and tos as display data RAM access time and is limited by the system cycle time (R) or (W). If the cycle time is not be kept in the MPU operation, NOP should be inserted to the system instead of the waiting operation.

The read out operation does not read out the data in the pointed address just after the address set operation. And second read out operation can read out the data correctly from the pointed address.

Therefore, one dummy read operation is required after address setting or write cycle as shown in FIG. 6.



(5-6) Chip Select

CS is Chip Select terminal. In case of CS="L", the interface with MPU is available. In case of CS="H", the Do to D7 are high impedance and A0, RD, WR, D7(SI) and D6(SCL) inputs are ignored. If the serial interface is selected when CS="H", the shift register and the counter are reset. However, the reset is always operated in any conditions of CS.



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	Vdd	-0.3 to +5.0	V
Supply Voltage (2)	V5	VDD-18.0 to VDD+0.3	V
Supply Voltage (3)	V1 to V4	V5 to VDD+0.3	V
Input Voltage	VIN	-0.3 to VDD+0.3	V
Operating Temperature	Topr	-30 to +80	°C
Storago Tomporoturo	T-4.0	-55 to +125 (Chip)	۰,
Storage Temperature	Tstg	-55 to +100 (TCP)	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed.

Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as Vss=0 V.

Note 3) The relation : $VDD \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$; $VDD > VSS \ge VOUT$ must be maintained.

Note 4) Decoupling capacitor should be connected between VDD and Vss due to the stabilized operation for the voltage converter.

■ ELECTRICAL CHARACTERISTICS (1)

(VDD=2.7V to 3.3V, VSS=0V, Ta=-30 to +80°C)

PARA	METE	SYMBOL	COI	NDITIONS	MIN.	TYP.	MAX.	UNIT	Note
Operating	Voltage(1)	Vdd			2.4		3.6	V	5
		V5			VDD-18.0		VDD-6.0		
OperatingVoltage(2)		V1,V2	VLCD= VDD-V5		VDD-0.5VLCD		Vdd	V	
	_	V3,V4			V5		VDD-0.5VLCD		
Input	High Level	VIHC1	DoD7,A0, C	S,RES,RD,WR,SEL68,	0.8VDD		VDD	V	
Voltage	Low Level	VILC1	P/S Terminals		Vss		0.2Vdd	V	
Output	High Level	Vohc11	D0D7	IOH=-0.5mA	0.8VDD		VDD	V	
Voltage	Low Level	Volc11	Terminals	loL= 0.5mA	Vss		VDD V 0.2VDD V		
Input Leak	age Current	ILIO	All Input termin	nals	- 1.0		1.0	uA	6
Driver On	ra a i a tama a	Ron1	Ta=25°C	VLCD=15.0V		2.0	3.0	1.0	7
Driver On-	resistance	Ron2		VLCD=8.0V		3.0	4.5	kΩ	′
Stand-by C	Current	IDDQ	during Power	save Mode		T.B.D.	T.B.D.	uA	8
Operating	Current	lDD12	Display VLCD=	=12.0V		T.B.D.	T.B.D.		Ů
Operating	Current	lDD21	Accessing f c	YC=200kHz		T.B.D.	T.B.D.	uA	9



PAR	AMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Input Te	Input Terminal Capacitance		A0, <u>CS, RES, RD, WR</u> , SEL68, P/S, T1, T2, Do D7 Ta=25°C		10		pF	
Oscillati	on Frequency	fosc	Ta=25°C		T.B.D.		kHz	
	Output Volt.	Vout1	Vss-Vout, 5-time voltage booster, VDD=3V	VDD-15.0		VDD-14.5	٧	
	On-resistance	Rtri	VDD=3V;C1-C4,COUT=4.7uF 5-time voltage booster		T.B.D.		Ω	
Voltage	I D HVIHU V VIII.	Vout2	Voltage Booster Circuit "OFF"	VDD-18.0V		VDD-6.0V	٧	10
Booster	Voltage Follower	V5	Voltage Adjustment Circuit "OFF"	VDD-18.0V		VDD-6.0V	٧	
		lout1	VDD=3V, VLCD=12V		T.B.D.	T.B.D.		
	Operating Current	lout2	COM/SEG Terminals Open No Access		T.B.D.	T.B.D.	uA	11
	Janon	lout3	Display Checkered pattern		T.B.D.	T.B.D.		
	Voltage Reg.	VREG%	VDD=3V,Ta=25°C VREG=4F to FFH			T.B.D.	kHz /DD-14.5 V Ω /DD-6.0V V T.B.D. T.B.D. T.B.D. T.B.D.	


- Note 5) NJU6677 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.
- Note 6) Apply to the High-impedance state of the Do to D7 terminals.
- Note 7) Ron is the resistance values between power supply terminals(V1, V2, V3, V4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).
- Note 8,9,11) Apply to current after "LCD Driving Voltage Set".
- Note 8) Apply to the external display clock operation in no access from the MPU and no use internal power supply circuits.
- Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as IDD01.
- Note 10) LCD driving voltage V5 can be adjusted within the voltage follower operating range.
- Note 11) Each operating current of voltage supply circuits block is specified under below table conditions.

	Status			External				
SYMBOL	Т4	T2	Internal Voltage Voltage Volta		Voltage	Voltage Supply		
	11	12	Oscillator	Booster	Adjustment	Follower	(Input Terminal)	
IOUT1	L	*	Validity	Validity	Validity	Validity	Unuse	
IOUT2	Н	L	Validity	Invalidity	Validity	Validity	Use(Vout)	
Іоитз	Н	Н	Validity	Invalidity	Invalidity	Validity	Use(Vout,V5)	

(* = Don't Care)



MEASUREMENT BLOCK DIAGRAM



■ ELECTRICAL CHARACTERISTICS (2)

(VDD=2.7V to 3.3V, VSS=0V, Ta=-30 to +80°C)

					· · · · · · · · · · · · · · · · · · ·		
PARAMETER	SYMB- OL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time	tR	RES Terminal	1.0			us	12
Reset "L" Level Pulse Width		RES Terminal	10			us	13


Note 12) Specified from the rising edge of RES to finish the internal circuit reset.

Note 13) Specified minimum pulse width of RES signal. Over than tRW "L" input should be required for correct reset operation.



■ BUS TIMING CHARACTERISTICS

- Read/Write operation sequence (80 Type MPU)



 $(VDD=2.4V to 3.6V,Ta=-30 to +80^{\circ}C)$


PARAMETER			SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
Address Hold Time A0		A0,CS	tah8		10			ns
Address Set U	Address Set Up Time		taw8		0			ns
System Cycle Time	WR		tCYC8 (W)		220			ns
	RD		tcycs (R)		350			ns
	WR,"L"	WR,RD Terminals	tccl(W)		50			ns
Control	RD,"L"		tccl(R)		200			ns
Pulse Width	WR"H"		tCCH(W)		160			ns
r diee r rida :	RD"- H"		tcch(R)		160			ns
Data Set Up Ti	Data Set Up Time		tDS8		35			ns
Data Hold Time	Data Hold Time		tDH8		15			ns
RD Access Time		Terminals	tACC8		120		CI _100pE	ns
Output Disable Time			tCH8		15		CL=100pF	ns
Rise Time, Fall Time		CS, WR, RD, A0, D0 to D7 Terminals	tr,tf		15			ns

Note 14) Rise time (tr) and fall time (tr) of input signal should be less than 15ns.

Note 15) Each timing is specified based on 0.2xVDD and 0.8xVDD.



- Read/Write operation sequence (68 Type MPU)



(VDD=2.4V to 3.6V,Ta=-30 to +80°C)

Б.	D A M E 3		0)////DOI	NAINI	T) (D	1441/	CONDITION	1.18.07
PARAMETER			SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
Address Hold Time			tAH6		10			ns
Address Set	Up Time	A0,CS,R/W	tAW6		0			ns
System Cycle Time(W)		Terminals	tCYC6(W)		220			ns
System Cycle Time(R)			tcyc6(R)		350			ns
	Read"H"	E Terminal	tEWH		200			ns
Enable	Write"H"				50			ns
Pulse Width	Read"L"		tEWL		160			ns
	Write"H"				160			ns
Data Set Up Time			tDS6		35			ns
Data Hold Time		Do to D7	tDH6		15			ns
Access Time		Terminals	tACC6		150		CL=100pF	ns
Output Disable Time			tOH6		20			ns
Rise Time, Fall Time		A0, CS, R/W, E, D0 to D7 Terminals	tr,tf		15			ns


Note 16) tCYC6 indicates the E signal cycle during the $\overline{\text{CS}}$ activation period. The System Cycle Time must be required after $\overline{\text{CS}}$ becomes active.

Note 17) Rise time (tr) and fall time (tr) of input signal should be less than 15ns.

Note 18) Each timing is specified based on 0.2xVDD and 0.8xVDD.



- Write operation sequence (Serial Interface)




 $(VDD=2.4V to 3.6V, Ta=-30 to +80^{\circ}C)$

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
Serial Clock cycle	001	tscyc		60			ns
SCL "H" pulse width	SCL Terminal	tshw		30			ns
SCL "L" pulse width		tslw		30			ns
Address Set Up Time	AO Torresia al	tsas		0			ns
Address Hold Time	A0 Terminal	tsah		150			ns
Data Set Up Time	SI Terminal	tsds		25			ns
Data Hold Time		tsdh		10			ns
CS-SCL Time	CS Terminal	tcss		10			ns
CS-SCL TIME		tcsh		300			ns
Rise Time, Fall Time	SCL, A0, CS, SI Terminals	tr,tf		15			ns

Note 19) Rise time (tr) and fall time (tr) of input signal should be less than 15ns.

Note 20) Each timing is specified based on 0.2xVDD and 0.8xVDD.

Note 21) In case of instruction set continuously, it is required to wait more than 450ns between the instruction and next as follows.





■ LCD DRIVING WAVEFORM






Fig.7




■ APPLICATION CIRCUIT

- Microprocessor Interface Example
The NJU6677 interfaces to 80 type or 68 type MPU directly.
And the serial interface also communicate with MPU.










■ LCD Panel Interface Example



CAUTION

The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.