


Single-phaseDC Brushless Motor Driver IC

■ GENERAL DESCRIPTION

The NJU7333 is a single-phase DC brushless motor driver IC for small fan-motor and high power applications. It features MOS-FET driver circuit for better saturation characteristics. Slew rate of amplifiers and feedback resistors are optimized to achieve low-noise motor operation. Maximum output current is 500mA. The NJU7333 includes frequency generator (FG) output, lock detect (with auto recovery circuit), and a thermal shutdown circuit.

■ PACKAGE OUTLINE




NJU7333R

■ FEATURES

- Operating Voltage $V_{DD}=2.4 \sim 5.5V$
- FG Output
- Internal Lock Detect / Auto Recovery Circuit
- Internal Thermal Shutdown Circuit
- Low Operating Current $I_{DD}=3mA$ (Typ.)
- Low Saturation Output Voltage
 $V_{sat}=\pm 0.35V$ @ $I_o=\pm 500mA$
- C-MOS Technology
- Package Outline VSP10

■ BLOCK DIAGRAM



■ PIN FUNCTION

- 1: Ct
- 2: FG
- 3: Vdd
- 4: OUT B
- 5: Vss
- 6: Vss
- 7: OUT A
- 8: Vdd
- 9: IN-
- 10: IN+

NJU7333

Preliminary

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	RATINGS	SYMBOL (unit)	NOTE
Supply Voltage	+7.0	V _{DD} (V)	
Input Voltage	-0.3 ~ V _{DD} +0.3	V _{ID} (V)	
Output Current (Peak)	1.0	I _{OPEAK} (A)	
Operating Temperature Range	-40 ~ +85	T _{opr} (°C)	
Storage Temperature Range	-50 ~ +150	T _{stg} (°C)	
Power Dissipation	400	P _D (mW)	Device itself

■ RECOMMENDED OPERATING CONDITIONS

(V_{DD}=5V, Ta=25°C)

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}	-	2.4	5.0	5.5	V
Operating Temperature Range	T _j	-	-40	-	85	°C
Input Common Mode Voltage Range	V _{ICM}	-	0.4	-	4.0	V
Output Current	I _o	-	-	-	0.5	A

■ ELECTRICAL CHARACTERISTICS

(V_{DD}=5V, Ta=25°C)

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
General						
Operating Current	I _{DD}	-	-	3.0	4.0	mA
Thermal Shutdown Temperature	T _{TSD}	-	-	180	-	°C
Thermal Shutdown Hysteresis	T _{HYS}	-	-	50	-	°C
Hall Amplifier						
Input Offset Voltage	V _{IO}	-	-7	-	7	mV
Feedback Resistance	R _F	-	22.0	27.5	33.0	kΩ
Open loop gain	A _V	-	-	80	-	dB
Input Common Mode Voltage Range	V _{ICM}	-	0.4-4.0	-	-	V
Outputs						
Maximum Output Voltage Range	V _{OH}	I _o =+350mA	4.65	4.75	-	V
	V _{OL}	I _o = -350mA	-	0.25	0.35	
Output Resistance	R _{ONH}	I _o =+500mA	-	0.5	-	Ω
	R _{ONL}	I _o = -500mA	-	0.5	-	
FG L Output Voltage	V _{FG}	4pin=5V,3pin=0V, R _P =10kΩ	-	-	0.3	V
FG H Leak Current	I _{FG-LEAK}	4pin=0V,3pin=5V, R _P =10kΩ	-	-	1.0	μA
Lock Detect Circuits						
Lock Protect Operating Voltage	V _{LOP}	-	4.0	-	-	V
Lock Detect Discharge Current	I _{DCHG}	-	-	1.5	-	μA
Lock Detect Discharge Current	I _{DCHG}	-	-	0.5	-	μA
Clamp Voltage	V _{CL}	-	-	2.6	-	V
Detect Voltage	V _{ID}	-	-	0.6	-	V


NJU7333

Preliminary

APPLICATION NOTE

The NJU7333 is a single-phase DC brushless motor driver IC featuring CMOS process. It is suitable for fan motor drivers for a small equipment such as the note personal computers.

[Application Circuit Example]



[Design Notes]

Above application example is designed for 5V operation with motor current of 500mA. It uses the following components:

Hall Elements: HW101A (AKE)

1. Selection of C1 and D1:

C1 is used for a noise reduction purpose. A typical value is 0.1 μ F.

Optimize the value in actual operating conditions if necessary. D1 is a diode for protection against reverse voltage supply. Silicon rectifier diode (WO3C, 10D1 and equivalent) is appropriate.

2. Lock Protection Function (Design of C2 value):

Lock Protection Function, consists of Motor Lock Detection and Auto Resume Function, is a safety feature to protect a motor and a driver circuit from fatal destruction in case of motor halt.

Motor Lock Detection detects motor halt due to irregular load conditions and then cuts motor driving current for safety operation. A value of C2 determines Lock detection time (T_{on}) and Auto Resume Time (T_{off}).

Lock detection time (T_{on}) is given by:

$$T_{ON} = C2 \frac{V_{CL} - V_{ID}}{I_{CHG}} [\text{sec}]$$

Where C2 is 0.47uF:

$$T_{ON} = 0.47 \times 10^{-6} \times \frac{2.6 - 0.6}{1.5 \times 10^{-6}} = 0.62 [\text{sec}]$$

Auto Resume Time (T_{off}) is given by:


$$T_{OFF} = C2 \frac{V_{CL} - V_{ID}}{I_{DCHG}} [\text{sec}]$$

Where C2 is 0.47uF:

$$T_{OFF} = 0.47 \times 10^{-6} \times \frac{2.6 - 0.6}{0.5 \times 10^{-6}} = 1.88 [\text{sec}]$$

In actual application, Lock detection time (T_{on}) is affected by the mechanical time constant of a motor. Therefore, constant start up must be confirmed in actual evaluation taking operating variations (i.e. Temperature, Voltage change and so on) in consideration.

A typical value of C2 is either 0.47uF or 1uF depending on a motor.



3. Design of hall element bias resistance (**R1 and R2**)

Hall amplifier is a differential amplifier with hysteresis characteristics (24mV typical).

The common-mode input voltage is between 0.4V and $V_{DD}-1V$ and the input signal must be within the range. Non-excitation hall bias voltage is to be set at a half of V_{DD} for effective use of common-mode input voltage range. Therefore the same value of hall bias resistors is selected for R1 and R2.

Preliminary

Given that the bias current is set to be 5mA by HW101A datasheet, R1 and R2 can be determined as follows:

$$R1 + R2 + Rin = \frac{V_{DD}}{I_{bias}} = \frac{5}{5 \times 10^{-3}} = 1k\Omega$$


$$R1 = R2 = 300\Omega$$

The output voltage of hall elements is influenced by the bias current and magnetic flux density of hall elements.

The optimum input voltage of NJU7333 is 100mVp-p and higher. With such input voltage, the highest efficiency can be obtained.

4. Design of FG output resistance (R3)

FG Out(FG:Pin2) is a open drain output and R3 is a pull up register. A typical value of R3 is 10kΩ. The timing chart of FG Out is as follows.



The specifications on this data book are only given for information, without any guarantee as regards either mistakes or omissions. The application circuit in this data book are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.