#### Features

#### **CAS Latency and Frequency**

	Maximum Operating Frequency (MHz)*						
CAS Latency	DDR333 (-6)	DDR300 (-66)					
2	133	133					
2.5	166	150					

\* Values are nominal (exact t<sub>CK</sub> should be used).

- Double data rate architecture: two data transfers per clock cycle
- Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
- DQS is edge-aligned with data for reads and is centeraligned with data for writes
- Differential clock inputs (CK and CK)
- Four internal banks for concurrent operation
- · Data mask (DM) for write data

#### Description

The 128Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 134,217,728 bits. It is internally configured as a quad-bank DRAM.

The 128Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 128Mb DDR SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edgealigned with data for Reads and center-aligned with data for Writes.

The 128<u>Mb</u>DDR SDRAM operates from a differ<u>ential</u> clock (CK and CK; the crossing of CK going high and CK going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the



- DLL aligns <u>DQ</u> and DQS transitions with CK transitions, also aligns QFC transitions with CK during Read cycles
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Burst lengths: 2, 4, or 8
- CAS Latency: 2, 2.5
- Auto Precharge option for each burst access
- Auto Refresh and Self Refresh Modes
- 15.6µs Maximum Average Periodic Refresh Interval
- 2.5V (SSTL\_2 compatible) I/O
- $V_{DDQ} = 2.5V \pm 0.2V$
- $V_{DD} = 2.5V \pm 0.2V$
- For -6 speed grade : Support PC2700 modules.
- · For -66 speed grade : Support PC2400 modules
- Package :
  - 66pin TSOP-II
  - 60ball 0.8mmx1.0mm pitch CSP

Read or Write command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL\_2. All outputs are SSTL\_2, Class II compatible.





## Pin Configuration - 400mil TSOP II

$V_{DD}$ NC $V_{DDQ}$ NC $DQ0$ $V_{SSQ}$ NC $V_{DDQ}$ NC $V_{DDQ}$ NC $V_{DDQ}$ NC $V_{C}$ NC $V_{DDQ}$ NC $V_{DDQ}$ NC $V_{DDQ}$ NC $NC$ NC $V_{DDQ}$ NC $NC$ NC $V_{DDQ}$ NC $NC$	$V_{DD}$ DQ0 $V_{DDQ}$ NC DQ1 $V_{SSQ}$ NC DQ2 $V_{DDQ}$ NC DQ3 $V_{SSQ}$ NC NC $V_{DDQ}$ NC NC $V_{DDQ}$ NC NC $V_{DDQ}$ NC	$ \begin{bmatrix} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \\ 18 \\ 19 \\ 20 \\ 20 \\ $	66	Vss DQ7 Vssq NC DQ6 V <sub>DDQ</sub> NC DQ5 Vssq NC DQ4 V <sub>DDQ</sub> NC NC VSsq DQS NC VREF Vss DM*	V <sub>SS</sub> NC V <sub>SSQ</sub> NC DQ3 V <sub>DDQ</sub> NC NC V <sub>SSQ</sub> NC V <sub>DDQ</sub> NC V <sub>DDQ</sub> NC V <sub>DDQ</sub> NC V <sub>SSQ</sub> DQS NC V <sub>REF</sub> V <sub>SS</sub> DM*	
V <sub>DD</sub>	V <sub>DD</sub>	□ 18	49 🗆	V <sub>REF</sub>	V <sub>REF</sub>	
DNU NC CAS RAS CS NC BA0 BA1 A10/AP	NC WE CAS RAS CS NC BA0 BA1 A10/AP	□ 20 □ 21 □ 22 □ 23 □ 24 □ 25 □ 26 □ 27 □ 28	48   47   46   45   44   43   42   41   40   39	DM* CK CKE NC NC A11 A9 A8	DM* CK CK CKE NC NC A11 A9 A8	
A0 A1 A2	A0 A1 A2	☐ 29 ☐ 30 ☐ 31	38 🗆 37 🗖 36 🗖	A7 A6 A5	A7 A6 A5	
A3 V <sub>DD</sub>	A3 V <sub>DD</sub>		35    34	A4 V <sub>SS</sub>	A4 V <sub>SS</sub>	
			TSOP-II 400mil			
		NT5D	Mb x 8 S16M8AT Mb x 4			
_		NT5D	S32M4AT			
		Column A	ddress Table Column Address			
		32Mb x 4	A0-A9, A11			
		16Mb x 8	A0-A9			
	*DM	is internally loaded to ma	atch DQ and DQS identical	ly.		



## Pin Configuration - 60 ball ; 0.8mmx1.0mm Pitch ; CSP

			32 X 4			
1	2	3		7	8	9
VSSQ	NC	VSS	А	VDD	NC	VDDQ
NC	VDDQ	DQ3	В	DQ0	VSSQ	NC
NC	VSSQ	NC	С	NC	VDDQ	NC
NC	VDDQ	DQ2	D	DQ1	VSSQ	NC
NC	VSSQ	DQS	Е	DNU	VDDQ	NC
VREF	VSS	DQM	F	NC	VDD	NC
	CLK	CLK	G	WE	CAS	
	NC	CKE	н	RAS	CS	
	A11	A9	J	BA1	BA0	
	A8	A7	к	A0	A10/AP	
	A6	A5	L	A2	A1	
	A4	VSS	М	VDD	A3	
			16 X 8			
1	2	3		7	8	9
VSSQ	DQ7	VSS	А	VDD	DQ0	VDDQ
NC	VDDQ	DQ6	В	DQ1	VSSQ	NC
NC	VSSQ	DQ5	С	DQ2	VDDQ	NC
NC	VDDQ	DQ4	D	DQ3	VSSQ	NC
NC	VSSQ	DQS	Е	DNU	VDDQ	NC
VREF	VSS	DQM	F	NC	VDD	NC
	CLK	CLK	G	WE	CAS	
	NC	CKE	н	RAS	CS	
	A11	A9	J	BA1	BA0	
	A8	A7	к	A0	A10/AP	
	A6	A5	L	A2	A1	



## Input/Output Functional Description

Symbol	Туре	Function
СК, <del>СК</del>	Input	<b>Clock:</b> CK and $\overline{CK}$ are differential clock inputs. All address and <u>control</u> input signals are sampled on the crossing of the positive edge of CK and negative edge of CK. Output (read) data is referenced to the crossings of CK and CK (both directions of crossing).
CKE	Input	<b>Clock Enable:</b> CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for power down entry and exit, and for self refresh entry. CKE is asynchronous for self refresh exit. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self refresh.
CS	Input	<b>Chip Select:</b> All commands are masked when $\overline{CS}$ is registered high. $\overline{CS}$ provides for external bank selection on systems with multiple banks. CS is considered part of the command code.
RAS, CAS, WE	Input	<b>Command Inputs:</b> $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE}$ (along with $\overline{CS}$ ) define the command being entered.
DM	Input	<b>Input Data Mask:</b> DM is an input mask signal for write data. Input data is masked when DM is sampled high coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading.During a Read, DM can be driven high, low, or floated.
BA0, BA1	Input	<b>Bank Address Inputs:</b> BA0 and BA1 define to which bank an Active, Read, Write or Precharge command is being applied. BA0 and BA1 also determines if the mode register or extended mode register is to be accessed during a MRS or EMRS cycle.
A0 - A11	Input	Address Inputs: Provide the row address for Active commands, and the column address and Auto Precharge bit for Read/Write commands, to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op-code during a Mode Register Set command.
DQ	Input/Output	Data Input/Output: Data bus.
DQS	Input/Output	<b>Data Strobe:</b> Output with read data, input with write data. Edge-aligned with read data, centered in write data. Used to capture write data.
NC		No Connect: No internal electrical connection is present.
DNU		Electrical connection is present. Should not be connected at second level of assembly.
V <sub>DDQ</sub>	Supply	DQ Power Supply: $2.5V \pm 0.2V$ .
V <sub>SSQ</sub>	Supply	DQ Ground
V <sub>DD</sub>	Supply	Power Supply: $2.5V \pm 0.2V$ .
V <sub>SS</sub>	Supply	Ground
V <sub>REF</sub>	Supply	SSTL_2 reference voltage: (V <sub>DDQ</sub> / 2) $\pm$ 1%.




## **Ordering Information**

Part Number	Org.	CAS Latency	Clock (MHz)	CAS Latency	Clock (MHz)	Speed	Package	
NT5DS32M4AT-6	x 4	2.5	166	2	133	DDR333		
NT5DS16M8AT-6	x 8	- 2.5	166					
NT5DS32M4AT-66	x 4	2.5	150	2	133		66 pin TSOP-II	
NT5DS16M8AT-66	x 8	2.0	150	2	133	DDR300		
NT5DS32M4AW-6	x 4	2.5	166	2	133	DDR333		
NT5DS16M8AW-6	x 8	- 2.5		2				
NT5DS32M4AW-66	x 4	2.5	150	2	100	008300	60 ball CSP	
NT5DS16M8AW-66	x 8	2.5	150		133	DDR300		

#### NT5DS32M4AT NT5DS32M4AW NT5DS16M8AT NT5DS16M8AW 128Mb DDR333/300 SDRAM



## Block Diagram (32Mb x 4)




**Note:** DM is a unidirectional signal (input only), but is internally loaded to match the load of the bidirectional DQ and DQS signals.

#### NT5DS32M4AT NT5DS32M4AW NT5DS16M8AT NT5DS16M8AW 128Mb DDR333/300 SDRAM



## Block Diagram (16Mb x 8)



**Note:** This Functional Block Diagram is intended to facilitate user understanding of the operation of the device; it does not represent an actual circuit implementation.

**Note:** DM is a unidirectional signal (input only), but is internally loaded to match the load of the bidirectional DQ and DQS signals.





## **Mode Register Operation**

	BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	Address Bus
	0*	0*	С	peratir	ating Mode			CA	S Late	ency	BT	Bu	rst Lenç	gth	Mode Registe
-															
A11 - A9	A8	A7	A6 - A	0	Operating Mode				_		•		_		
0	0	0	Valio		Normal operation Do not reset DLL				A3		urst ype				
0	1	0	Valio	1 1	Normal operation in DLL Reset				Ē	0	Seq	uential			
				_						1	Inte	rleave			
0	0	1	VS**	*	Vendor-Specific Test Mode										
_	-	-			Res	erved									
	_			CAS	Laten	су					I	Burst	Leng		
		A6	A5	CAS A4	Laten	Late				A2	A1		A0	Bu	irst Length
		A6 0			Laten	-		•		A2 0			-	Bu	irst Length Reserved
		-	A5	A4	Laten	Late	rved	↓ 			A1		A0	Bu	-
		0	A5 0	A4 0	Laten	Late Rese	rved rved			0	A1 0		A0 0	Bu	Reserved
		0 0	A5 0 0	A4 0 1	Laten	Late Rese Rese	rved rved			0 0	A1 0 0		A0 0 1	Bu	Reserved 2
		0 0 0	A5 0 0 1	A4 0 1 0	Laten	Late Rese Rese 2	rved rved rved			0 0 0	A1 0 0 1		A0 0 1 0	Bu	Reserved 2 4
		0 0 0 0	A5 0 0 1 1	A4 0 1 0 1		Late Rese Rese 2 Rese	rved rved rved rved			0 0 0 0	A1 0 0 1 1		A0 0 1 0 1	Bu	Reserved 2 4 8
		0 0 0 0 0 1	A5 0 1 1 0	A4 0 1 0 1 0		Late Rese Rese 2 Rese Rese	rved rved rved rved rved rved			0 0 0 0 1	A1 0 0 1 1 0		A0 0 1 0 1 0	Bu F F	Reserved 2 4 8 Reserved

VS\*\* Vendor Specific

\* BA0 and BA1 must be 0, 0 to select the Mode Register (vs. the Extended Mode Register).



## **Burst Definition**

Durat Langth	Starti	ng Column A	ddress	Order of Access	es Within a Burst
Burst Length	A2	A1	A0	Type = Sequential	Type = Interleaved
			0	0-1	0-1
2			1	1-0	1-0
		0	0	0-1-2-3	0-1-2-3
		0	1	1-2-3-0	1-0-3-2
4		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
8	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

#### Notes:

- 1. For a burst length of two, A1-A i selects the two-data-element block; A0 selects the first access within the block.
- 2. For a burst length of four, A2-A i selects the four-data-element block; A0-A1 selects the first access within the block.
- 3. For a burst length of eight, A3-A i selects the eight-data- element block; A0-A2 selects the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.

#### **Burst Type**

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in *Burst Definition* on page 9.

#### **Read Latency**


The Read latency, or CAS latency, is the delay, in clock cycles, between the registration of a Read command and the availability of the first burst of output data. The latency can be programmed 2 or 2.5 clocks.

If a Read command is registered at clock edge n, and the latency is m clocks, the data is available nominally coincident with clock edge n + m.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.



## **Extended Mode Register Definition**



#### 128Mb DDR333/300 SDRAM



#### Commands

Truth Tables 1a and 1b provide a reference of the commands supported by DDR SDRAM devices. A verbal description of each commands follows.

### Truth Table 1a: Commands

Name (Function)	CS	RAS	CAS	WE	Address	MNE	Notes
Deselect (Nop)	н	Х	Х	Х	Х	NOP	1, 9
No Operation (Nop)	L	н	н	н	Х	NOP	1, 9
Active (Select Bank And Activate Row)	L	L	н	н	Bank/Row	ACT	1, 3
Read (Select Bank And Column, And Start Read Burst)	L	н	L	н	Bank/Col	Read	1, 4
Write (Select Bank And Column, And Start Write Burst)	L	н	L	L	Bank/Col	Write	1, 4
Burst Terminate	L	н	н	L	Х	BST	1, 8
Precharge (Deactivate Row In Bank Or Banks)	L	L	н	L	Code	PRE	1, 5
Auto Refresh Or Self Refresh (Enter Self Refresh Mode)	L	L	L	н	Х	AR / SR	1, 6, 7
Mode Register Set	L	L	L	L	Op-Code	MRS	1, 2

1. CKE is high for all commands shown except Self Refresh.

2. BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A11 provide the op-code to be written to the selected Mode Register.)

3. BA0-BA1 provide bank address and A0-A11 provide row address.

4. BA0, BA1 provide bank address; A0-A*i* provide column address (where *i* = 9 for x8 and 9, 11 for x4); A10 high enables the Auto Precharge feature (nonpersistent), A10 low disables the Auto Precharge feature.

5. A10 LOW: BA0, BA1 determine which bank is precharged.

A10 HIGH: all banks are precharged and BA0, BA1 are "Don't Care."

6. This command is auto refresh if CKE is high; Self Refresh if CKE is low.

7. Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don't Care" except for CKE.

8. Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto Precharge enabled or for write bursts

9. Deselect and NOP are functionally interchangeable.

## **Truth Table 1b: DM Operation**

Name (Function)	DM	DQs	Notes
Write Enable	L	Valid	1
Write Inhibit	Н	Х	1
1. Used to mask write data; provided coincident with the corresponding data.			

#### **Auto Precharge**

Auto Precharge is a feature which performs the same individual-bank precharge function described above, but without requiring an explicit command. This is accomplished by using A10 to enable Auto Precharge in conjunction with a specific Read or Write command. A precharge of the bank/row that is addressed with the Read or Write command is automatically performed upon completion of the Read or Write burst. Auto Precharge is nonpersistent in that it is either enabled or disabled for each individual Read or Write command. Auto Precharge ensures that the precharge is initiated at the earliest valid stage within a burst. This is determined as if an explicit Precharge command was issued at the earliest possible time without violating  $t_{RAS}(min)$ . The user must not issue another command to the same bank until the precharge  $(t_{RP})$  is completed.

The NTC DDR SDRAM devices supports the optional t<sub>RAS</sub> lockout feature. This feature allows a Read command with Auto Pre-

#### 128Mb DDR333/300 SDRAM

charge to be issued to a bank that has been activated (opened) but has not yet satisfied the t<sub>RAS</sub>(min) specification. The t<sub>RAS</sub>

#### Truth Table 2: Clock Enable (CKE)

- 1. CKE n is the logic state of CKE at clock edge n: CKE n-1 was the state of CKE at the previous clock edge.
- 2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.
- 3. Command n is the command registered at clock edge n, and action n is a result of command n.
- 4. All states and sequences not shown are illegal or reserved.

	CKE n-1	CKEn			
Current State	Previous Cycle	Current Cycle	Command n	Action n	Notes
Self Refresh	L	L	Х	Maintain Self-Refresh	
Self Refresh	L	н	Deselect or NOP	Exit Self-Refresh	1
Power Down	L	L	Х	Maintain Power-Down	
Power Down	L	н	Deselect or NOP	Exit Power-Down	
All Banks Idle	н	L	Deselect or NOP	Precharge Power-Down Entry	
All Banks Idle	Н	L	Auto Refresh	Self Refresh Entry	
Bank(s) Active	н	L	Deselect or NOP	Active Power-Down Entry	
	н	Н	See "Truth Table 3: Current State Bank n - Command to Bank n (Same Bank)" on page 13		

 Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit (t<sub>XSNR</sub>) period. A minimum of 200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.



## Truth Table 3: Current State Bank n - Command to Bank n (Same Bank)

	CS	RAS	CAS	WE	Command	Action	Notes
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation	1-6
, any	L	н	Н	Н	No Operation	NOP. Continue previous operation	1-6
	L	L	н	Н	Active	Select and activate row	1-6
Idle	L L L H Aut		Auto Refresh		1-7		
	L	L	L	L	Mode Register Set		1-7
	L	н	L	н	Read	Select column and start Read burst	1-6, 10
Row Active	L	н	L	L	Write	Select column and start Write burst	1-6, 10
	L	L	H L Precharge Deactivate row in bank(s)		Deactivate row in bank(s)	1-6, 8	
Read	L	н	L	н	Read	Select column and start new Read burst	1-6, 10
(Auto Precharge	L	L	н	L	Precharge	Truncate Read burst, start Precharge	1-6, 8
Disabled)	L	н	н	L	Burst Terminate	Burst Terminate	1-6, 9
Write	L	н	L	н	Read	Select column and start Read burst	1-6, 10, 1 <sup>2</sup>
(Auto Precharge	L	н	L	L	Write	Select column and start Write burst	1-6, 10
Disabled)	L	L	Н	L	Precharge	Truncate Write burst, start Precharge	1-6, 8, 11
<ol> <li>Current state of Idle: Row Active: Read:</li> </ol>	definition The A row prog	ns: bank ha w in the l ress.	s been p bank has	brecharg s been a		otes below. net. No data bursts/accesses and no register a pled, and has not yet terminated or been tern	
Idle: Row Active: Read: Write: 4. The following	definition The A rov prog A Re A W states m	ns: bank ha w in the l press. ead burs rite burs nust not	s been p bank has t has be t has be be interr	precharg s been a en initia en initiat upted by	led, and t <sub>RP</sub> has been met. ctivated, and t <sub>RCD</sub> has been m ted, with Auto Precharge disat ted, with Auto Precharge disat y a command issued to the sam	net. No data bursts/accesses and no register a bled, and has not yet terminated or been term bled, and has not yet terminated or been term me bank.	ninated. ninated.
Idle: Row Active: Read: Write:	definition The A roo prog A Re A W states m Star state	ns: bank ha w in the l press. ead burs rite burs nust not ts with re e.	s been p bank has t has be t has be be interr egistratic	orecharg s been a en initia en initiat upted by on of a F	led, and t <sub>RP</sub> has been met. ctivated, and t <sub>RCD</sub> has been m ted, with Auto Precharge disab ted, with Auto Precharge disab y a command issued to the sai Precharge command and ends	net. No data bursts/accesses and no register a bled, and has not yet terminated or been term bled, and has not yet terminated or been term	ninated. ninated. s in the idle
Idle: Row Active: Read: Write: 4. The following Precharging: Row Activating	definition The A roo prog A Re A W states n Star state g: Star activ Precharg	ns: bank ha w in the l press. ead burs rite burs nust not ts with re e. ts with re re" state. ge Enabl	s been p bank has t has be t has be be interr egistratic egistratic ed: Star	precharg s been a en initiat en initiat upted b on of a P on of an ts with re	led, and t <sub>RP</sub> has been met. ctivated, and t <sub>RCD</sub> has been m ted, with Auto Precharge disat ted, with Auto Precharge disat y a command issued to the sai Precharge command and ends Active command and ends wh egistration of a Read command	net. No data bursts/accesses and no register a oled, and has not yet terminated or been term oled, and has not yet terminated or been term me bank. when $t_{RP}$ is met. Once $t_{RP}$ is met, the bank is	ninated. ninated. s in the idle s in the "row
Idle: Row Active: Read: Write: 4. The following Precharging: Row Activating Read w/Auto F	definition The A rov prog A Re A W States m Star Star state g: Star activ Precharg met.	ns: bank ha w in the l gress. ead burs rite burs hust not ts with re e. ts with re re" state. ge Enabl Once t <sub>R</sub> ge Enabl	s been p bank has t has be t has be be interr egistratic egistratic ed: Starr ed: Starr ed: Starr	precharg s been a en initiat en initiat upted by on of a F on of an ts with re s, the ba ts with re	ted, and t <sub>RP</sub> has been met. ctivated, and t <sub>RCD</sub> has been met. ted, with Auto Precharge disate ted, with Auto Precharge disate y a command issued to the sate precharge command and ends Active command and ends whe egistration of a Read command nk is in the idle state. egistration of a Write command	het. No data bursts/accesses and no register a bled, and has not yet terminated or been term bled, and has not yet terminated or been term me bank. when $t_{RP}$ is met. Once $t_{RP}$ is met, the bank is then $t_{RCD}$ is met. Once $t_{RCD}$ is met, the bank is	ninated. ninated. s in the idle s in the "row en t <sub>RP</sub> has bee
Idle: Row Active: Read: Write: 4. The following Precharging: Row Activating Read w/Auto F Write w/Auto F	definition The A rov prog A Re A W States m State State State State State Corecharg met. Precharg met. OP com	ns: bank ha w in the l gress. ead burs rite burs nust not ts with re e. ts with re ve" state. ge Enabl Once t <sub>R</sub> ge Enabl Once t <sub>R</sub> mands, "	s been p bank has t has be t has be be interr egistratic egistratic ed: Starr ed: Starr ed: Starr ed: Starr ed: Starr or allowa	orecharg s been a en initiat en initiat upted by on of a F on of a a ts with re ts with re ts with re ts with re ts the ba able con	ted, and t <sub>RP</sub> has been met. ctivated, and t <sub>RCD</sub> has been met. ted, with Auto Precharge disate ted, with Auto Precharge disate y a command issued to the said precharge command and ends Active command and ends whe egistration of a Read command nk is in the idle state. egistration of a Write command nk is in the idle state. mands to the other bank show	het. No data bursts/accesses and no register a bled, and has not yet terminated or been term bled, and has not yet terminated or been term me bank. when $t_{RP}$ is met. Once $t_{RP}$ is met, the bank is hen $t_{RCD}$ is met. Once $t_{RCD}$ is met, the bank is d with Auto Precharge enabled and ends whe d with Auto Precharge enabled and ends whe d with Auto Precharge enabled and ends whe	ninated. ninated. s in the idle s in the "row en t <sub>RP</sub> has bee en t <sub>RP</sub> has bee iring these
Idle: Row Active: Read: Write: 4. The following Precharging: Row Activating Read w/Auto F Write w/Auto F Deselect or NO 5. The following s clock edge du	definition The A ro prog A Re A W states m Star Star Star Corechar met. Prechar met. OP com states m ring thes	ns: bank ha w in the l gress. ead burs rite burs nust not ts with re- e. ts with re- re" state. ge Enabl Once t <sub>R</sub> mands, re- es. Allow nust not h se states	s been p bank has t has be t has be be interr egistratic egistratic ed: Starr RP is met or allowa vable cor be interro	precharg s been a en initiat en initiat upted by on of a F on of a A ts with re ts with	ted, and t <sub>RP</sub> has been met. ctivated, and t <sub>RCD</sub> has been met. ted, with Auto Precharge disate ted, with Auto Precharge disate y a command issued to the said precharge command and ends Active command and ends whe egistration of a Read command nk is in the idle state. egistration of a Write command nk is in the idle state. mands to the other bank should to the other bank are determine any executable command; De	het. No data bursts/accesses and no register a bled, and has not yet terminated or been term bled, and has not yet terminated or been term me bank. when $t_{RP}$ is met. Once $t_{RP}$ is met, the bank is then $t_{RCD}$ is met. Once $t_{RCD}$ is met, the bank is d with Auto Precharge enabled and ends whe d with Auto Precharg	ninated. ninated. s in the idle s in the "row en t <sub>RP</sub> has been tring these th Table 4. nn each positiv
Idle: Row Active: Read: Write: 4. The following Precharging: Row Activating Read w/Auto F Write w/Auto F Deselect or No 5. The following s	definition The A rov prog A Re A W States m States m States m Precharç met. OP com states m ring thes Star	ns: bank ha w in the l gress. ead burs rite burs nust not ts with re- e. ts with re- re" state. ge Enabl Once t <sub>R</sub> mands, re- es. Allow nust not h se states	s been p bank has t has be t has be be interr egistratic egistratic ed: Starr RP is met or allowa able cor be interro s. egistratic	precharg s been a en initiat en initiat upted by on of a F on of a A ts with re ts on of an upted by on of an	ted, and t <sub>RP</sub> has been met. ctivated, and t <sub>RCD</sub> has been met. ted, with Auto Precharge disate ted, with Auto Precharge disate y a command issued to the said precharge command and ends Active command and ends whe egistration of a Read command nk is in the idle state. egistration of a Write command nk is in the idle state. mands to the other bank should to the other bank are determine any executable command; De	het. No data bursts/accesses and no register a bled, and has not yet terminated or been term bled, and has not yet terminated or been term me bank. when $t_{RP}$ is met. Once $t_{RP}$ is met, the bank is hen $t_{RCD}$ is met. Once $t_{RCD}$ is met, the bank is d with Auto Precharge enabled and ends whe d with Auto Precharge enabled and ends whe	ninated. ninated. s in the idle s in the "row en t <sub>RP</sub> has been tring these th Table 4. on each positi
Idle: Row Active: Read: Write: 4. The following Precharging: Row Activating Read w/Auto F Write w/Auto F Deselect or No 5. The following s clock edge du Refreshing:	definition The A rov prog A Re A W States m States m States con Precharg met. OP com states states m ring thes Star in th de Regi	ns: bank ha w in the l gress. ead burs rite burs nust not ts with re- e. ts with re- e. ge Enabl Once $t_{\rm R}$ ge Enabl Once $t_{\rm R}$ mands, re- es. Allow hust not l se states ts with re- e "all bal ster: Sta	s been p bank has t has be t has be be interr egistratic egistratic ed: Starr ed: Starr ed: Starr ed: Starr or allowa vable cor be interro egistratio nks idle" rts with	precharg s been a en initia en initial upted by on of a P on of an ts with re s, the ba able con nmands upted by on of an state. registrat	ted, and t <sub>RP</sub> has been met. ctivated, and t <sub>RCD</sub> has been met. ted, with Auto Precharge disate ted, with Auto Precharge disate y a command issued to the said precharge command and ends Active command and ends whe egistration of a Read command nk is in the idle state. egistration of a Write command nk is in the idle state. mands to the other bank should to the other bank are determine any executable command; De Auto Refresh command and en	het. No data bursts/accesses and no register a bled, and has not yet terminated or been term bled, and has not yet terminated or been term me bank. when $t_{RP}$ is met. Once $t_{RP}$ is met, the bank is then $t_{RCD}$ is met. Once $t_{RCD}$ is met, the bank is d with Auto Precharge enabled and ends whe d with Auto Precharg	ninated. ninated. s in the idle s in the "row en t <sub>RP</sub> has been tring these th Table 4. In each position DDR SDRAM
Idle: Row Active: Read: Write: 4. The following: Precharging: Row Activating Read w/Auto F Write w/Auto F Deselect or NO 5. The following s clock edge du Refreshing: Accessing Mo	definition The A rov prog A Re A W states m Stare states m Stare con Precharç met. OP com states m ring thes Stare in th de Regi met,	ns: bank ha w in the l press. ead burs rite burs nust not ts with re- e. ts with re- re <sup>2</sup> state. ge Enabl Once $t_R$ mands, r- es. Allow hust not l se states ts with re- e "all ban ster: Sta- the DDI ts with re-	s been p bank has t has be t has be t has be t has be t has be de interr egistratic ed: Starr ed: Starr ed: Starr able cor be interro egistratic nks idle" rts with R SDRA	orecharg s been a en initia en initial upted by on of a F on of an ts with re t, the ba able con nmands upted by on of an state. registrat M is in t	ted, and t <sub>RP</sub> has been met. ctivated, and t <sub>RCD</sub> has been met. ted, with Auto Precharge disate ted, with Auto Precharge disate y a command issued to the said precharge command and ends Active command and ends whe egistration of a Read command nk is in the idle state. egistration of a Write command nk is in the idle state. mands to the other bank should to the other bank are determine any executable command; De Auto Refresh command and en ion of a Mode Register Set co he "all banks idle" state.	het. No data bursts/accesses and no register a bled, and has not yet terminated or been term bled, and has not yet terminated or been term me bank. when $t_{RP}$ is met. Once $t_{RP}$ is met, the bank is then $t_{RCD}$ is met. Once $t_{RCD}$ is met, the bank is d with Auto Precharge enabled and ends whe d with Auto Precharg	hinated. hinated. s in the idle s in the "row en t <sub>RP</sub> has be en t <sub>RP</sub> has be thrable 4. h Table 4. h each positi DDR SDRAM Once t <sub>MRD</sub> is
Idle: Row Active: Read: Write: 4. The following Precharging: Row Activating Read w/Auto F Write w/Auto F Deselect or NG 5. The following s clock edge du Refreshing: Accessing Mo Precharging A 6. All states and	definition The A roo prog A Re A W states m Star states m Star crecharg met. Precharg met. OP com states m ring thes Star in th de Regi met, II: Star state states m	ns: bank ha w in the l press. ead burs rite burs nust not ts with re- ve" state. ge Enabl Once $t_{R}$ ge Enabl Once $t_{R}$ once $t_{R}$ and the se states ts with re- e "all ban ster: Sta the DDI ts with re- e. ces not s	s been p bank has t has be t has be be interr egistratic egistratic ed: Starr ed: Starr ed: Starr able cor or allowa able cor or allowa able cor or allowa able cor so egistratic nks idle" rts with R SDRA egistratic shown an	en initia en initia en initiat upted by on of a F on of an ts with re ts with	ted, and t <sub>RP</sub> has been met. ctivated, and t <sub>RCD</sub> has been met. ted, with Auto Precharge disate ted, with Auto Precharge disate y a command issued to the sate precharge command and ends whe egistration of a Read command nk is in the idle state. egistration of a Write command nk is in the idle state. mands to the other bank shou to the other bank are determine any executable command; De Auto Refresh command and en ion of a Mode Register Set co he "all banks idle" state. Precharge All command and en or reserved.	het. No data bursts/accesses and no register a bled, and has not yet terminated or been term bled, and has not yet terminated or been term me bank. when $t_{RP}$ is met. Once $t_{RP}$ is met, the bank is then $t_{RCD}$ is met. Once $t_{RCD}$ is met, the bank is d with Auto Precharge enabled and ends whe d with Auto Precharg	hinated. hinated. s in the idle s in the "row en t <sub>RP</sub> has be en t <sub>RP</sub> has be thrable 4. h cach positi DDR SDRAW Once t <sub>MRD</sub> is
Idle: Row Active: Read: Write: 4. The following Precharging: Row Activating Read w/Auto F Write w/Auto F Deselect or NG 5. The following s clock edge du Refreshing: Accessing Mo Precharging A 6. All states and 7. Not bank-spec	definition The A row prog A Re A W states m Star Star Star G: Star CPrecharg met. CPrecharg met. CP com states m ring thes Star states m ring thes Star Star states m ring thes Star Star states m ring thes Star Star states m ring thes Star states m ring thes states m ring thes states m ring thes states m ring thes states states m ring thes states states states states states states states states states sta	ns: bank ha w in the l press. ead burs rite burs hust not ts with re- eases with re- re <sup>o</sup> state. ge Enabl Once $t_R$ ge Enabl Once $t_R$ mands, ease states ts with re- eases tates ts with re- e states ts with re- e states the DDI	s been p bank has t has be t has be be interr egistratic egistratic ed: Starr ed: Starr ed: Starr ed: Starr able cor be interro s. egistratic nks idle" rts with I R SDRA egistratic shown al at all ban	orecharg s been a en initiat en initiat upted by on of a F on of an ts with re s, the ba able con nmands upted by on of an state. registrat M is in t on of a P re illegal iks are id	ted, and t <sub>RP</sub> has been met. ctivated, and t <sub>RCD</sub> has been met. ted, with Auto Precharge disate ted, with Auto Precharge disate y a command issued to the sate precharge command and ends Active command and ends whe egistration of a Read command ink is in the idle state. egistration of a Write command ink is in the idle state. mands to the other bank shou to the other bank are determined any executable command; De Auto Refresh command and en ion of a Mode Register Set co he "all banks idle" state. Precharge All command and er or reserved. dle.	het. No data bursts/accesses and no register a poled, and has not yet terminated or been term poled, and has not yet terminated or been term me bank. when $t_{RP}$ is met. Once $t_{RP}$ is met, the bank is then $t_{RCD}$ is met. Once $t_{RCD}$ is met, the bank is d with Auto Precharge enabled and ends whe d with Auto Precharge enabled and ends whe und be issued on any clock edge occurring du ned by its current state and according to Trut eselect or NOP commands must be applied o nds when $t_{RFC}$ is met. Once $t_{RFC}$ is met, the I mmand and ends when $t_{MRD}$ has been met. ands when $t_{RP}$ is met. Once $t_{RP}$ is met, all ban	hinated. hinated. s in the idle s in the "row en t <sub>RP</sub> has be en t <sub>RP</sub> has be thrable 4. h Table 4. h each positi DDR SDRAM Once t <sub>MRD</sub> is
Idle: Row Active: Read: Write: 4. The following Precharging: Row Activating Read w/Auto F Write w/Auto F Deselect or NG 5. The following s clock edge du Refreshing: Accessing Mo Precharging A 6. All states and 7. Not bank-spec 8. May or may no	definition The A row prog A Re A W states m Stare states m state G: Star activ Precharg met. OP com states m ring thes States m ring thes States m in th de Regi met, II: Star state sequencific; req ot be ba	ns: bank ha w in the l press. ead burs rite burs hust not ts with re- ease state. ge Enabl Once $t_R$ ge Enabl Once $t_R$ mands, ease states ts with re- ease states the DDI ts with re- ease states the DDI ts with re- ease states the DDI ts with re- ease states the DDI	s been p bank has t has be t has be be interr egistratic egistratic ed: Starr ed: Starr ed: Starr ed: Starr able cor or allowa egistratic nks idle" rts with I R SDRA egistratic shown an at all ban fic; if all/	orecharg s been a en initiat en initiat upted by on of a F on of an ts with re s, the ba able con nmands upted by on of an state. registrat M is in t on of a P re illegal ks are id any ban	ted, and t <sub>RP</sub> has been met. ctivated, and t <sub>RCD</sub> has been met. ted, with Auto Precharge disate ted, with Auto Precharge disate y a command issued to the sate precharge command and ends Active command and ends whe egistration of a Read command ink is in the idle state. egistration of a Write command ink is in the idle state. mands to the other bank shou to the other bank are determined any executable command; De Auto Refresh command and en ion of a Mode Register Set co he "all banks idle" state. Precharge All command and er or reserved. die.	het. No data bursts/accesses and no register a poled, and has not yet terminated or been term poled, and has not yet terminated or been term me bank. when $t_{RP}$ is met. Once $t_{RP}$ is met, the bank is then $t_{RCD}$ is met. Once $t_{RCD}$ is met, the bank is d with Auto Precharge enabled and ends whe d with Auto Precha	hinated. hinated. s in the idle s in the "row en t <sub>RP</sub> has be en t <sub>RP</sub> has be thrable 4. h cach positi DDR SDRAW Once t <sub>MRD</sub> is
Idle: Row Active: Read: Write: 4. The following Precharging: Row Activating Read w/Auto F Write w/Auto F Deselect or NG 5. The following s clock edge du Refreshing: Accessing Mo Precharging A 6. All states and 7. Not bank-spec 8. May or may no 9. Not bank-spec	definition The A row prog A Re A W states m Star state g: Star activ Precharg met. OP com states m ring the Star in th de Regi met, II: Star state states m ring the states m ring the states m ring the states m ring the states m ring the states m in th de Regi met, II: Star	ns: bank ha w in the l press. ead burs rite burs hust not ts with re- ease state. ge Enabl Once t <sub>R</sub> ge Enabl Once t <sub>R</sub> mands, ease states ts with re- es. Allow hust not se states ts with re- e "all bai ster: Sta the DDI ts with re- ease not s uires tha nk-speci rst termin	s been p bank has t has be t has be be interr egistratic egistratic ed: Starr ed: Starr ed: Starr ed: Starr able cor or allowa able cor or allowa able cor be interro s. egistratic R SDRA egistratic shown an at all ban fic; if all/ nate affe	en initia en initia en initia upted by on of a F on of an ts with re s, the ba able con nmands upted by on of an state. registrat M is in t on of a P re illegal ks are ic (any ban cts the r	ted, and t <sub>RP</sub> has been met. ctivated, and t <sub>RCD</sub> has been met. ted, with Auto Precharge disate ted, with Auto Precharge disate y a command issued to the sate precharge command and ends Active command and ends whe egistration of a Read command nk is in the idle state. egistration of a Write command nk is in the idle state. mands to the other bank should to the other bank are determined any executable command; De Auto Refresh command and end ion of a Mode Register Set co he "all banks idle" state. Precharge All command and er lor reserved. dle. liks are to be precharged, all/armost recent Read burst, regard	het. No data bursts/accesses and no register a poled, and has not yet terminated or been term poled, and has not yet terminated or been term me bank. when $t_{RP}$ is met. Once $t_{RP}$ is met, the bank is then $t_{RCD}$ is met. Once $t_{RCD}$ is met, the bank is d with Auto Precharge enabled and ends whe d with Auto Precha	ninated. ninated. s in the idle s in the "row en t <sub>RP</sub> has be th Table 4. In each positi DDR SDRAM Once t <sub>MRD</sub> is ks is in the ic

11. Requires appropriate DM masking.



#### Truth Table 4: Current State Bank n - Command to Bank m (Different bank) (Part 1 of 2)

Current State	CS	RAS	CAS	WE	Command	Action	Notes
<b>A</b> 1017	Н	Х	Х	Х	Deselect	NOP/continue previous operation	1-6
Any	L	н	н	н	No Operation	NOP/continue previous operation	1-6
Idle	х	х	х	х	Any Command Otherwise Allowed to Bank m		1-6
	L	L	н	Н	Active	Select and activate row	1-6
Row Activating,	L	н	L	Н	Read	Select column and start Read burst	1-7
Active, or Precharging	L	н	L	L	Write	Select column and start Write burst	1-7
	L	L	н	L	Precharge		1-6
Read	L	L	н	Н	Active	Select and activate row	1-6
(Auto Precharge	L	н	L	н	Read	Select column and start new Read burst	1-7
Disabled)	L	L	Н	L	Precharge		1-6
	L	L	н	н	Active	Select and activate row	1-6
Write	L	н	L	н	Read	Select column and start Read burst	1-8
(Auto Precharge Disabled)	L	н	L	L	Write	Select column and start new Write burst	1-7
	L	L	н	L	Precharge		1-6

1. This table applies when CKE n-1 was high and CKE n is high (see Truth Table 2: Clock Enable (CKE) and after t<sub>XSNR /</sub> t<sub>XSRD</sub> has been met (if the previous state was self refresh).

2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.

3. Current state definitions: Idle: The ba

The bank has been precharged, and  $t_{RP}$  has been met.

Row Active: A row in the bank has been activated, and t<sub>RCD</sub> has been met. No data bursts/accesses and no register accesses are in progress.

Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Read with Auto Precharge Enabled: See note 10.

Write with Auto Precharge Enabled: See note 10. 4. Auto Refresh and Mode Register Set commands may only be issued when all banks are idle.

A Burst Terminate command cannot be issued to another bank; it applies to the bank represented by the current state only.

6. All states and sequences not shown are illegal or reserved.

7. Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.

- 8. Requires appropriate DM masking.
- 9. A Write command may be applied after the completion of data output.
- 10. The Read with Auto Precharge enabled or Write with Auto Precharge enabled states can each be broken into two parts: the access period and the precharge period. For Read with Auto Precharge, the precharge period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the earliest possible Precharge command that still accesses all of the data in the burst. For Write with Auto Precharge, the precharge period begins when t<sub>WR</sub> ends, with t<sub>WR</sub> measured as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or t<sub>RP</sub>) begins. During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states, Active, Precharge, Read, and Write commands to the other bank may be applied; during the access period, only Active and Precharge commands to the other bank may be applied. In either case, all other related limitations apply (e.g. contention between Read data and Write data must be avoided).



#### Truth Table 4: Current State Bank n - Command to Bank m (Different bank) (Part 2 of 2)

Current State	CS	RAS	CAS	WE	Command	Action	Notes
	L	L	н	Н	Active	Select and activate row	1-6
Read (With	L	н	L	Н	Read	Select column and start new Read burst	1-7,10
Auto Precharge)	L	н	L	L	Write	Select column and start Write burst	1-7,9,10
	L	L	н	L	Precharge		1-6
	L	L	н	Н	Active	Select and activate row	1-6
Write (With	L	н	L	Н	Read	Select column and start Read burst	1-7,10
Auto Precharge)	L	н	L	L	Write	Select column and start new Write burst	1-7,10
	L	L	Н	L	Precharge		1-6

1. This table applies when CKE n-1 was high and CKE n is high (see Truth Table 2: Clock Enable (CKE) and after t<sub>XSNR /</sub> t<sub>XSRD</sub> has been met (if the previous state was self refresh).

2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.

3. Current state definitions:

Idle: The bank has been precharged, and t<sub>RP</sub> has been met.

Row Active: A row in the bank has been activated, and t<sub>RCD</sub> has been met. No data bursts/accesses and no register accesses are in progress.

Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Read with Auto Precharge Enabled: See note 10.

Write with Auto Precharge Enabled: See note 10.

4. Auto Refresh and Mode Register Set commands may only be issued when all banks are idle.

5. A Burst Terminate command cannot be issued to another bank; it applies to the bank represented by the current state only.

6. All states and sequences not shown are illegal or reserved.

7. Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.

- 8. Requires appropriate DM masking.
- 9. A Write command may be applied after the completion of data output.

10. The Read with Auto Precharge enabled or Write with Auto Precharge enabled states can each be broken into two parts: the access period and the precharge period. For Read with Auto Precharge, the precharge period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the earliest possible Precharge command that still accesses all of the data in the burst. For Write with Auto Precharge, the precharge period begins when t<sub>WR</sub> ends, with t<sub>WR</sub> measured as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or t<sub>RP</sub>) begins. During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states, Active, Precharge, Read, and Write commands to the other bank may be applied; during the access period, only Active and Precharge commands to the other bank may be applied. In either case, all other related limitations apply (e.g. contention between Read data and Write data must be avoided).



## **Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on I/O pins relative to V <sub>SS</sub>	-0.5 to V <sub>DDQ</sub> + 0.5	V
V <sub>IN</sub>	Voltage on Inputs relative to $V_{SS}$	-0.5 to +3.6	V
V <sub>DD</sub>	Voltage on $V_{DD}$ supply relative to $V_{SS}$	-0.5 to +3.6	V
V <sub>DDQ</sub>	Voltage on $V_{DDQ}$ supply relative to $V_{SS}$	-0.5 to +3.6	V
Τ <sub>Α</sub>	Operating Temperature (Ambient)	0 to +70	°C
T <sub>STG</sub>	Storage Temperature (Plastic)	-55 to +150	°C
PD	Power Dissipation	1.0	W
I <sub>OUT</sub>	Short Circuit Output Current	50	mA

**Note:** Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

128Mb DDR333/300 SDRAM



## Capacitance

Parameter	Symbol	Min.	Max.	Units	Notes
Input Capacitance: CK, CK	Cl <sub>1</sub>	2.0	3.0	pF	1
Delta Input Capacitance: CK, CK	delta Cl <sub>1</sub>		0.25	pF	1
Input Capacitance: All other input-only pins (except DM)	Cl <sub>2</sub>	2.0	3.0	pF	1
Delta Input Capacitance: All other input-only pins (except DM)	delta Cl <sub>2</sub>		0.5	pF	1
Input/Output Capacitance: DQ, DQS, DM	C <sub>IO</sub>	4.0	5.0	pF	1, 2
Delta Input/Output Capacitance: DQ, DQS, DM	delta C <sub>IO</sub>		0.5	pF	1
Output Capacitance: QFC	CO <sub>1</sub>	2.0	4.0	pF	1

1.  $V_{DDQ} = V_{DD} = 2.5V \pm 0.2V$  (minimum range to maximum range), f = 100MHz,  $T_A = 25^{\circ}C$ ,  $VO_{DC} = V_{DDQ/2}$ ,  $VO_{Peak - Peak} = 0.2V$ . 2. Although DM is an input-only pin, the input capacitance of this pin must model the input capacitance of the DQ and DQS pins. This is

required to match input propagation times of DQ, DQS and DM in the system.

## **DC Electrical Characteristics and Operating Conditions**

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; V_{DDO} = 2.5V \pm 0.2V, V_{DD} = +2.5V \pm 0.2V, \text{ see AC Characteristics})$ 

Symbol	Parameter	Min	Max	Units	Notes
V <sub>DD</sub>	Supply Voltage	2.3	2.7	V	1
V <sub>DDQ</sub>	I/O Supply Voltage	2.3	2.7	V	1
$V_{SS}, V_{SSQ}$	Supply Voltage I/O Supply Voltage	0	0	V	
V <sub>REF</sub>	I/O Reference Voltage	0.49 x V <sub>DDQ</sub>	0.51 x V <sub>DDQ</sub>	V	1, 2
V <sub>TT</sub>	I/O Termination Voltage (System)	V <sub>REF</sub> - 0.04	V <sub>REF</sub> + 0.04	V	1, 3
V <sub>IH(DC)</sub>	Input High (Logic1) Voltage	V <sub>REF</sub> + 0.15	V <sub>DDQ</sub> + 0.3	V	1
V <sub>IL(DC)</sub>	Input Low (Logic0) Voltage	- 0.3	V <sub>REF</sub> – 0.15	V	1
V <sub>IN(DC)</sub>	Input Voltage Level, CK and CK Inputs	- 0.3	V <sub>DDQ</sub> + 0.3	V	1
V <sub>ID(DC)</sub>	Input Differential Voltage, CK and CK Inputs	0.30	V <sub>DDQ</sub> + 0.6	V	1, 4
VI <sub>Ratio</sub>	V-I Matching Pullup Current to Pulldown Current Ratio	0.71	1.4		5
I <sub>I</sub>	Input Leakage Current Any input 0V $\leq$ V_{IN} $\leq$ V_{DD}; (All other pins not under test = 0V)	- 5	5	μA	1
I <sub>OZ</sub>	Output Leakage Current (DQs are disabled; $0V \le V_{out} \le V_{DDQ}$	- 5	5	μA	1
I <sub>ОН</sub>	Output Current: Nominal Strength Driver	- 16.8		0	
I <sub>OL</sub>	High current (V <sub>OUT</sub> = V <sub>DDQ</sub> -0.373V, min V <sub>REF</sub> , min V <sub>TT</sub> ) Low current (V <sub>OUT</sub> = 0.373V, max V <sub>REF</sub> , max V <sub>TT</sub> )	16.8		mA	1


1. Inputs are not recognized as valid until  $V_{REF}$  stabilizes.

2. V<sub>REF</sub> is expected to be equal to 0.5 V<sub>DDQ</sub> of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on V<sub>REF</sub> may not exceed ± 2% of the DC value.

3. V<sub>TT</sub> is not applied directly to the device. V<sub>TT</sub> is a system supply for signal termination resistors, is expected to be set equal to V<sub>REF</sub>, and must track variations in the DC level of V<sub>REF</sub>.

4.  $V_{ID}$  is the magnitude of the difference between the input level on CK and the input level on  $\overline{CK}$ 

5. The ratio of the pullup current to the pulldown current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltages for 0.25 volts to 1.0 volts. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation.





## **DC Electrical Characteristics and Operating Conditions**

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; V_{DDO} = 2.5V \pm 0.2V, V_{DD} = +2.5V \pm 0.2V, \text{ see AC Characteristics})$ 

Symbo	I Parameter	Min	Max	Units	Notes
I <sub>OHW</sub>	Output Current: Weak Strength Driver	- 9.0		0	
I <sub>OLW</sub>	High current (V <sub>OUT</sub> = V <sub>DDQ</sub> -0.763V, min V <sub>REF</sub> , min V <sub>TT</sub> ) Low current (V <sub>OUT</sub> = 0.763V, max V <sub>REF</sub> , max V <sub>TT</sub> )	9.0		mA	1

1. Inputs are not recognized as valid until  $V_{REF}$  stabilizes.

2. V<sub>REF</sub> is expected to be equal to 0.5 V<sub>DDQ</sub> of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on V<sub>REF</sub> may not exceed ± 2% of the DC value.

4.  $V_{ID}$  is the magnitude of the difference between the input level on CK and the input level on  $\overline{CK}$ 

5. The ratio of the pullup current to the pulldown current is specified for the same temperature and voltage, over the entire tempera-ture and voltage range, for device drain to source voltages for 0.25 volts to 1.0 volts. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation.

<sup>3.</sup> V<sub>TT</sub> is not applied directly to the device. V<sub>TT</sub> is a system supply for signal termination resistors, is expected to be set equal to V<sub>REF</sub>, and must track variations in the DC level of V<sub>REF</sub>.

#### 128Mb DDR333/300 SDRAM




#### AC Characteristics

(Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, I<sub>DD</sub> Specifications and Conditions, and Electrical Characteristics and AC Timing.)

- 1. All voltages referenced to  $V_{\mbox{\scriptsize SS}}.$
- 2. Tests for AC timing, I<sub>DD</sub>, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load. Refer to the AC Output Load Circuit below.
- 4. AC timing and I<sub>DD</sub> tests may use a V<sub>IL</sub> to V<sub>IH</sub> swing of up to 1.5V in the test environment, but input timing is still referenced to V<sub>REF</sub> (or to the crossing point for CK, CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between V<sub>IL(AC)</sub> and V<sub>IH(AC)</sub>.
- 5. The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input low (high) level.

## **AC Output Load Circuit Diagrams**



#### NT5DS32M4AT NT5DS32M4AW NT5DS16M8AT NT5DS16M8AW 128Mb DDR333/300 SDRAM



## DQS/DQ/DM Slew Rate

Parameterl	Symbol		R333 6)	DDR (-6		Unit	Notes
		Min	Max	Min	Max		
DCS/DQ/DM input slew rate	DC <sub>SLEW</sub>	TBD	TBD	TBD	TBD	V/ns	1,2
1. Measured between V IH (DC), V IL (DC), and V IL (DC), V IH (DC).							

2. DQS, DQ, and DM input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal tran-sition through the DC region must be monotonic..



## **AC Input Operating Conditions** (0 °C $\leq$ T<sub>A</sub> $\leq$ 70 °C; V<sub>DDQ</sub> = 2.5V $\pm$ 0.2V; V<sub>DD</sub> = 2.5V $\pm$ 0.2V, See AC Characteristics)

Symbol	Parameter/Condition	Min	Max	Unit	Notes
V <sub>IH(AC)</sub>	Input High (Logic 1) Voltage, DQ, DQS, and DM Signals	V <sub>REF</sub> + 0.31		V	1, 2
V <sub>IL(AC)</sub>	Input Low (Logic 0) Voltage, DQ, DQS, and DM Signals		V <sub>REF</sub> – 0.31	V	1, 2
V <sub>ID(AC)</sub>	Input Differential Voltage, CK and CK Inputs	0.62	V <sub>DDQ</sub> + 0.6	V	1, 2, 3
V <sub>IX(AC)</sub>	Input Crossing Point Voltage, CK and CK Inputs	0.5*V <sub>DDQ</sub> - 0.2	$0.5^{*}V_{DDQ} + 0.2$	V	1, 2, 4

1. Input slew rate = 1V/ns.

2. Inputs are not recognized as valid until  $\mathsf{V}_{\mathsf{REF}}$  stabilizes.

3. V<sub>ID</sub> is the magnitude of the difference between the input level on CK and the input level on  $\overline{CK}$ .

4. The value of  $V_{IX}$  is expected to equal  $0.5^*V_{DDQ}$  of the transmitting device and must track variations in the DC level of the same.

## **I**<sub>DD</sub> **Specifications and Conditions** (0 °C $\leq$ T<sub>A</sub> $\leq$ 70 °C; V<sub>DDQ</sub> = 2.5V $\pm$ 0.2V; V<sub>DD</sub> = 2.5V $\pm$ 0.2V, See AC Characteristics)

Symbol	Parameter/Condition	DDR333 t <sub>CK</sub> =6ns	DDR300 t <sub>CK</sub> =6.6ns	Unit	Notes
I <sub>DD0</sub>	<b>Operating Current</b> : one bank; active / precharge; $t_{RC} = t_{RC}$ (min); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	8	5	mA	1
I <sub>DD1</sub>	<b>Operating Current</b> : one bank; active / read / precharge; Burst = 2; $t_{RC} = t_{RC}$ (min); CL = 2.5; $I_{OUT} = 0$ mA; address and control inputs changing once per clock cycle	1 <sup>.</sup>	10	mA	1
I <sub>DD2P</sub>	Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE $\leq$ V_{IL} (max)	1	5	mA	1
I <sub>DD2N</sub>	<b>Idle Standby Current:</b> $\overline{CS} \ge V_{IH}$ (min); all banks idle; $CKE \ge V_{IH}$ (min); address and control inputs changing once per clock cycle	3	5	mA	1
I <sub>DD3P</sub>	Active Power-Down Standby Current: one bank active; power-down mode; CKE $\leq$ V <sub>IL</sub> (max)	15		mA	1
I <sub>DD3N</sub>	Active Standby Current: one bank; active / precharge; $\overline{CS} \ge V_{IH}$ (min); CKE $\ge V_{IH}$ (min); t <sub>RC</sub> = t <sub>RAS</sub> (max); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	60		mA	1
I <sub>DD4R</sub>	<b>Operating Current:</b> one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; $CL = 2.5$ ; $I_{OUT} = 0mA$	10	65	mA	1
I <sub>DD4W</sub>	<b>Operating Current</b> : one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL = 2.5	1	50	mA	1
I <sub>DD5</sub>	Auto-Refresh Current: t <sub>RC</sub> = t <sub>RFC</sub> (min)	17	70	mA	1
I <sub>DD6</sub>	Self-Refresh Current: CKE ≤ 0.2V	:	3	mA	1, 2
I <sub>DD7</sub>	<b>Operating current</b> : four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; t RC = t RC (min); I OUT = 0mA.	1	50	mA	1



## 128Mb DDR333/300 SDRAM

## Electrical Characteristics & AC Timing for DDR266/DDR200 - Absolute Specifications

(0 °C  $\leq$  T<sub>A</sub>  $\leq$  70 °C; V<sub>DDQ</sub> = 2.5V  $\pm$  0.2V; V<sub>DD</sub> = 2.5V  $\pm$  0.2V, See AC Characteristics) (Part 1 of 2)

Symbol	Parameter		DDF	333	DDF	R300	Unit	Notes
Symbol	Faranleler		Min	Max	Min	Max	Unit	INDIES
t <sub>AC</sub>	DQ output access time from CK/CK		- 0.7	+ 0.7	- 0.75	+ 0.75	ns	1-4
t <sub>DQSCK</sub>	DQS output access time from CK/C	K	- 0.7	+ 0.7	- 0.75	+ 0.75	ns	1-4
t <sub>CH</sub>	CK high-level width		0.45	0.55	0.45	0.55	<sup>t</sup> ск	1-4
t <sub>CL</sub>	CK low-level width		0.45	0.55	0.45	0.55	t <sub>CK</sub>	1-4
t <sub>CK</sub>		CL = 2.5	6	12	6.6	12	ns	1-4
	Clock cycle time	CL = 2.0	7.5	12	7.5	10		4.4
t <sub>CK</sub>		CL = 2.0	10	12	7.5	12	ns	1-4
t <sub>DH</sub>	DQ and DM input hold time		0.45		0.5		ns	1-4
t <sub>DS</sub>	DQ and DM input setup time		0.45		0.5		ns	1-4
t <sub>DIPW</sub>	DQ and DM input pulse width (each	input)	1.75		1.75		ns	1-4
t <sub>HZ</sub>	Data-out high-impedance time from	CK/CK	- 0.7	+ 0.7	- 0.75	+ 0.75	ns	1-4, 5
t <sub>LZ</sub>	Data-out low-impedance time from (	CK/CK	- 0.7	+ 0.7	- 0.75	+ 0.75	ns	1-4, 5
t <sub>DQSQ</sub>	DQS-DQ skew (DQS & associated I	DQ signals)		+ 0.4		+ 0.5	ns	1-4
t <sub>HP</sub>	minimum half clk period for any give defined by clk high (t <sub>CH</sub> ) or clk low (t	n cycle; : <sub>CL</sub> ) time	t <sub>CH</sub> or t <sub>CL</sub>		t <sub>CH</sub> or t <sub>CL</sub>		<sup>t</sup> ск	1-4
t <sub>QH</sub>	Data output hold time from DQS		t <sub>HP</sub> -t <sub>QHS</sub>		t <sub>HP</sub> -t <sub>QHS</sub>		<sup>t</sup> ск	1-4
t <sub>DQSS</sub>	Write command to 1st DQS latching	transition	0.75	1.25	0.75	1.25	t <sub>CK</sub>	1-4
t <sub>DQSL,H</sub>	DQS input low (high) pulse width (w	rite cycle)	0.35		0.35		t <sub>CK</sub>	1-4
t <sub>DSS</sub>	DQS falling edge to CK setup time (	write cycle)	0.2		0.2		<sup>t</sup> ск	1-4
t <sub>DSH</sub>	DQS falling edge hold time from CK	(write cycle)	0.2		0.2		t <sub>СК</sub>	1-4
t <sub>MRD</sub>	Mode register set command cycle ti	me	2		2		t <sub>CK</sub>	1-4
t <sub>WPRES</sub>	Write preamble setup time		0		0		ns	1-4, 7
t <sub>WPST</sub>	Write postamble		0.40	0.60	0.40	0.60	<sup>t</sup> ск	1-4, 6
t <sub>WPRE</sub>	Write preamble		0.25		0.25		t <sub>СК</sub>	1-4
t <sub>IH</sub>	Address and control input hold time (fast slew rate)		0.75		0.9		ns	2-4, 9,11,1
t <sub>IS</sub>	Address and control input setup time (fast slew rate)	e	0.75		0.9		ns	2-4, 9,11,1
t <sub>IH</sub>	Address and control input hold time (slow slew rate)		0.8		1.0		ns	2-4, 12-14
t <sub>IS</sub>	Address and control input setup time (slow slew rate)	9	0.8		1.0		ns	2-4, 12-14
t <sub>IPW</sub>	Input pulse width		2.2		2.2		ns	2-4, 12
t <sub>RPRE</sub>	Read preamble		0.9	1.1	0.9	1.1	t <sub>CK</sub>	1-4
t <sub>RPST</sub>	Read postamble		0.40	0.60	0.40	0.60	t <sub>СК</sub>	1-4
t <sub>RAS</sub>	Active to Precharge command		42	120,000	45	120,000	ns	1-4
t <sub>RC</sub>	Active to Active/Auto-refresh comma	and period	60		65		ns	1-4



# **Electrical Characteristics & AC Timing for DDR266/DDR200 - Absolute Specifications** (0 °C $\leq$ T<sub>A</sub> $\leq$ 70 °C; V<sub>DDQ</sub> = 2.5V $\pm$ 0.2V; V<sub>DD</sub> = 2.5V $\pm$ 0.2V, See AC Characteristics) (Part 2 of 2)

0	Descurtos	DDR	333	DDR	300		Netes
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t <sub>RFC</sub>	Auto-refresh to Active/Auto-refresh command period	72		75		ns	1-4
t <sub>RCD</sub>	Active to Read or Write delay	18		20		ns	1-4
t <sub>RAP</sub>	Active to Read Command with Autoprecharge	18		20		ns	1-4
t <sub>RP</sub>	Precharge command period	18		20		ns	1-4
t <sub>RRD</sub>	Active bank A to Active bank B command	12		15		ns	1-4
t <sub>WR</sub>	Write recovery time	15		15		ns	1-4
t <sub>DAL</sub>	Auto precharge write recovery + precharge time	(t <sub>WR</sub> /t <sub>CK)</sub> + (t <sub>RP</sub> /t <sub>CK)</sub>		(t <sub>WR</sub> /t <sub>CK)</sub> + (t <sub>RP</sub> /t <sub>CK)</sub>		<sup>t</sup> ск	1-4,13
t <sub>WTR</sub>	Internal write to read command delay	1		1		t <sub>СК</sub>	1-4
t <sub>XSNR</sub>	Exit self-refresh to non-read command	75		75		ns	1-4
t <sub>XSRD</sub>	Exit self-refresh to read command	200		200		t <sub>СК</sub>	1-4
t <sub>REFI</sub>	Average Periodic Refresh Interval		15.6		15.6	μs	1-4, 8



# Electrical Characteristics & AC Timing for DDR266/DDR200 - Absolute Specifications Notes

- 1. Input slew rate = 1V/ns.
- 2. The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK, is VREF.
- 3. Inputs are not recognized as valid until VREF stabilizes.
- 4. The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (Note 3) is VTT.
- 5. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 6. The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 7. The specific requirement is that DQS be valid (high, low, or some point on a valid transition) on or before this CK edge. A valid
  - transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from high to low at this time, depending on t DQSS.
- 8. A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.
- 9. For command/address input slew rate  $\geq$  1.0V/ns. Slew rate is measured between V OH (AC) and V OL (AC).
- 10. For command/address input slew rate  $\geq$  0.5V/ns and < 1.0V/ns. Slew rate is measured between VOH (AC) and V OL (AC).
- 11. CK/CK slew rates are  $\geq$  1.0V/ns.
- 12. These parameters guarantee device timing, but they are not necessarily tested on each device, and they may be guaranteed by design or tester characterization.
- 13. For each of the terms in parentheses, if not already an integer, round to the next highest integer. tCK is equal to the actual system clock cycle time.



#### 128Mb DDR333/300 SDRAM

14. An input setup and hold time derating table is used to increase t IS and t IH in the case where the input slew rate is below 0.5 V/ns.

Input Slew Rate	delta ( t IS)	delta ( t IH)	Unit	Notes
0.5 V/ns	0	0	ps	1,2
0.4 V/ns	+50	0	ps	1,2
0.3 V/ns	+100	0	ps	1,2

1. Input slew rate is based on the lesser of the slew rates determined by either V IH (AC) to V IL (AC) or V IH (DC) to V IL (DC), similarly for rising transitions.

2. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on eachdevice.

15. An input setup and hold time derating table is used to increase t DS and t DH in the case where the I/O slew rate is below 0.5 V/ns.

Input Slew Rate	delta ( t DS)	delta ( t DH)	Unit	Notes
0.5 V/ns	0	0	ps	1,2
0.4 V/ns	+75	+75	ps	1,2
0.3 V/ns	+150	+150	ps	1,2

1. I/O slew rate is based on the lesser of the slew rates determined by either V IH (AC) to V IL (AC) or V IH (DC) to V IL (DC), similarly for rising transitions.

2. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on eachdevice.

16. An I/O Delta Rise, Fall Derating table is used to increase t DS and t DH) in the case where DQ, DM, and DQS slew rates differ.

Input Slew Rate	delta ( t DS)	delta ( t DH)	Unit	Notes
0.0 V/ns	0	0	ps	1,2,3,4
0.25 V/ns	+50	+50	ps	1,2,3,4
0.5 V/ns	+100	+100	ps	1,2,3,4

1. Input slew rate is based on the lesser of the slew rates determined by either V IH (AC) to V IL (AC) or V IH (DC) to V IL (DC), similarly for rising transitions.

2. Input slew rate is based on the larger of AC to AC delta rise, fall rate and DC to DC delta rise, fall rate.

3. The delta rise, fall rate is calculated as: [1/(slew rate 1)] - [1/(slew rate 2)]

For example: slew rate 1 = 0.5 V/ns; slew rate 2 = 0.4 V/ns

Delta rise, fall = (1/0.5) - (1/0.4) [ns/V]

= -0.5 ns/V


Using the table above, this would result in an increase in t  $\ensuremath{\text{DS}}$  and t  $\ensuremath{\text{DH}}$  of 100 ps.

4. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on each device.

#### NT5DS32M4AT NT5DS32M4AW NT5DS16M8AT NT5DS16M8AW 128Mb DDR333/300 SDRAM




#### Package Dimensions (400mil; 66 lead; Thin Small Outline Package)



#### NT5DS32M4AT NT5DS32M4AW NT5DS16M8AT NT5DS16M8AW 128Mb DDR333/300 SDRAM



Package Dimensions ( 60 ball; 0.8mmx1.0mm Pitch; CSP Package)



Note : All dimensions are typical unless otherwise stated. Unit : Millimeters