

# NTE2053 Integrated Circuit 8–Bit MPU Compatible A/D Converter

## **Description:**

The NTE2053 is a CMOS 8–bit successive approximation Analog to Digital converter in a 20–Lead DIP type package which uses a differential potentiometric ladder – similar to the 256R products. This device is designed to allow operation with the NSC800 and INS8080A derivative control bus, and TRI–STATE<sup>®</sup> output latches directly drive the data bus. These A/Ds appear like memory locations or I/O ports to the microprocessor and no interfacing logic is needed.

A new differential analog voltage input allows increasing the common–mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any similar analog voltage span to the full 8 bits of resolution.

#### Features:

- Compatible With 8080 MPU Derivatives No Interfacing Logic Needed Access Time: 135ns
- Easy Interface to all Microprocessors, or Operates "Stand Alone"
- Differential Analog Voltage Inputs
- Logic Inputs and Outputs Meet Both MOS and TTL Voltage Level Specifications
- Works With 2.5V (NTE952) Voltage Reference
- On–Chip Clock Generator
- 0V to 5V Analog Input Voltage Range with Single 5V Supply
- No Zero Adjust Required
- Operates Ratiometrically or with 5V, 2.5V, or Analog Span Adjusts Voltage Reference

## Absolute Maximum Ratings: (Note 1, Note 2)

Supply Voltage (Note 3), V <sub>CC</sub>	6.5V
Voltage at Logic Control Inputs	–0.3V to +18V
Voltage at All Other Inputs and Outputs0.3	/ to V <sub>CC</sub> +0.3V
Storage Temperature Range, T <sub>stg</sub>	-65° to +150°C
Power Dissipation ( $T_A = +25^{\circ}C$ ), $P_D$	875mW
Lead Temperature (During Soldering, 10sec), T <sub>L</sub>	+300°C

## Recommended Operating Conditions: (Note 1, Note 2)

Operating Temperature Range, T <sub>A</sub>	0° to +70°C
Supply Voltage Range, V <sub>CC</sub>	4.5V to 6.3V

- Note 1. Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.
- Note 2. All voltage are measured with respect to GND, unless otherwise specified. The separate A GND point should always be wired to the D GND.
- Note 3. A zener diode exists, internally, from V<sub>CC</sub> to GND and has a typical breakdown voltage of 7V.

#### **<u>Electrical Characteristics</u>**: ( $V_{CC} = 5V$ , $T_A = 0^\circ$ to $+70^\circ$ C, $f_{CLK} = 640$ kHz unless otherwise specified)

Parameter	Test Conditions	Min	Тур	Max	Unit
Total Unadjusted Error (Note 4)	$V_{REF}/2 = 2.500V$	_		±1/2	LSB
V <sub>REF</sub> /2 Input Resistance		2.5	8.0	_	kΩ
Analog Input Voltage Range	V(+) or V(–), Note 5	GND-0.05	_	V <sub>CC</sub> +0.05	V
DC Common–Mode Error	Over Analog Input Voltage Range	-	± <sup>1</sup> / <sub>16</sub>	±1/8	LSB
Power Supply Sensitivity	$V_{CC}$ = 5V $\pm 10\%$ Over Allowed $V_{IN}(\text{+})$ and $V_{IN}(\text{-})$ Voltage Range, Note 5		± <sup>1</sup> / <sub>16</sub>	±1/8	LSB

Note 4. The NTE2053 A/D does not require a zero adjust.

Note 5. For  $V_{IN}(-) \ge V_{IN}(+)$  the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop belwo GND or one diode drop greater than the  $V_{CC}$  supply. Be careful, during testing at low  $V_{CC}$  levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct – especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  does not exceed the supply voltage by more than 50mV, the output code will be correct. To achieve an absolute 0V to 5V input voltage range will therefore require a minimum supply voltage of 4.950V over temperature variations, initial tolerance, and loading.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Conversion Time	Т <sub>С</sub>	f <sub>CLK</sub> = 640kHz, Note 7	103	—	114	μs
		Note 6, Note 7	66	—	73	1/f <sub>CLK</sub>
Clock Frequency	f <sub>CLK</sub>	V <sub>CC</sub> = 5V, Note 6	100	640	1460	kHz
Clock Duty Cycle		Note 6	40	_	60	%
Conversion Rate in Free–Running Mode	CR	INTR tied to WR with $\overline{CS} = 0V$ , $f_{CLK} = 640$ kHz	_	_	8770	conv/s
Width of WR Input (Start Pulse Width)	t <sub>W(WR)L</sub>	$\overline{\text{CS}} = 0$ , Note 8	100	_	_	ns
Access Time (Delay from Falling Edge of RD to Output Data Valid)	t <sub>ACC</sub>	C <sub>L</sub> = 100pF	_	135	200	ns
TRI–STATE Control (Delay from Rising Edge of RD to Hi–Z State)	t <sub>1H</sub> , t <sub>OH</sub>	C <sub>L</sub> = 10pF, R <sub>L</sub> = 10k	_	125	200	ns
Delay from Falling Edge of WR or RD to Reset of INTR	t <sub>WI</sub> , t <sub>RI</sub>		-	300	450	ns
Input Capacitance of Logic Control Inputs	C <sub>IN</sub>		_	5	7.5	pF
TRI–STATE Output Capacitance (Data Buffers)	C <sub>OUT</sub>		-	5	7.5	pF

#### <u>AC Electrical Characteristics</u>: ( $V_{CC} = 5V$ , $T_A = +25^{\circ}C$ unless otherwise specified)

- Note 6. Accuracy is guaranteed at f<sub>CLK</sub> = 640kHz. At higher clock frequencies accuracy can degrade. For lower clock frequencies, the duty cycle limits can be extended so long as the minimum clock high time interval or minimum clock low time interval is no less than 275ns.
- Note 7. With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the conversion process. The start request is internally latched.
- Note 8. The CS input is assumed to bracket the WR strobe input and therefore timing is dependent on the WR pulse width. An arbitrary wide pulse width will hold the converter on a reset mode and the start of conversion is initiated by the low to high transition of the WR pulse.

#### <u>Electrical Characteristics (Cont'd)</u>: ( $V_{CC} = 5V$ , $T_A = 0^\circ$ to +70°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Control Inputs (Note: CLK IN (Pin4)	Control Inputs (Note: CLK IN (Pin4) is the input of a Schmitt trigger circuit and is therefore specified separately)						
Logical "1" Input Voltage (Except Pin4 CLK IN)	V <sub>IN</sub> (1)	V <sub>CC</sub> = 5.25V	2.0	-	15	V	
Logical "0" Input Voltage (Except Pin4 CLK IN)	V <sub>IN</sub> (0)	V <sub>CC</sub> = 4.75V	-	-	0.8	V	
Logical "1" Input Current (All Inputs)	I <sub>IN</sub> (1)	V <sub>IN</sub> = 5V	_	0.005	1	μA	
Logical "0" Input Current (All Inputs)	I <sub>IN</sub> (0)	V <sub>IN</sub> = 0V	-1	-0.005	—	μΑ	
CLOCK IN and CLOCK R		•					
CLK IN (Pin4) Positive Going Threshold Voltage	V <sub>T</sub> +		2.7	3.1	3.5	V	
CLK IN (Pin4) Negative Going Threshold Voltage	V <sub>T</sub> –		1.5	1.8	2.1	V	
CLK IN (Pin4) Hysteresis (V <sub>T</sub> +)–(V <sub>T</sub> –)	V <sub>H</sub>		0.6	1.3	2.0	V	
Logical "0" CLK R Output Voltage	V <sub>OUT</sub> (0)	V <sub>CC</sub> = 4.75V, I <sub>O</sub> = 360µA	_	-	0.4	V	
Logical "1" CLK R Output Voltage	V <sub>OUT</sub> (1)	$V_{CC} = 4.75 V, I_{O} = -360 \mu A$	2.4	-	—	V	
Data Outputs and INTR		·					
Logical "0" Output Voltage Data Outputs	V <sub>OUT</sub> (0)	V <sub>CC</sub> = 4.75V, I <sub>OUT</sub> = 1.6mA	_	_	0.4	V	
INTR Outputs		V <sub>CC</sub> = 4.75V, I <sub>OUT</sub> = 1.0mA	-	-	0.4	V	
Logical "1" Output Voltage	V <sub>OUT</sub> (1)	$V_{CC} = 4.75 V$ , $I_O = -360 \mu A$	2.4	-	-	V	
		$V_{CC} = 4.75 V$ , $I_O = -10 \mu A$	4.5	-	-	V	
TRI-STATE Disable Output Leakage	I <sub>OUT</sub>	V <sub>OUT</sub> = 0V	-3	-	—	μA	
(All Data Butters)		V <sub>OUT</sub> = 5V	-	-	3	μA	
Source Current	ISOURCE	V <sub>OUT</sub> Short to GND, T <sub>A</sub> = +25°C	4.5	6.0	_	mA	
Sink Current	I <sub>SINK</sub>	$V_{OUT}$ Short to $V_{CC}$ , T <sub>A</sub> = +25°C	9.0	16	_	mA	
Power Supply							
Supply Current (Includes Ladder Current)	ICC	$f_{CLK} = 640 \text{kHz},$ $\frac{V_{REF}/2 = \text{NC. T}_{\text{A}} = +25^{\circ}\text{C},$ $\overline{\text{CS}} = \text{``1''}$	-	1.1	1.8	mA	

# **Functional Description:**

The NTE2053 contains a circuit equivalent to the 256R network. Analog switches are sequenced by successive approximation logic to match the analog difference input voltage  $[V_{IN}(+) - V_{IN}(-)]$  to a corresponding tap on the R network. The most significant bit is tested first and after 8 comparisons (64 clock cycles) a digital 8–bit binary code (1111 1111 = full–scale) is transferred to an output latch and then an interrupt is asserted (INTR makes a high–to–low transition). A conversion in process can be interrupted by issuing a second start command. The device may be operated in the free–running mode by connecting INTR to the WR input with  $\overline{CS} = 0$ . To insure start–up under all possible conditions, an external WR pulse is required during the first power–up cycle.

On the high–to–low transition of the  $\overline{WR}$  input the internal SAR latches and the shift register stages are reset. As long as the  $\overline{CS}$  input and  $\overline{WR}$  input remain low. the A/D will remain in a reset state. Conversion will start from 1 to 8 clock periods after at least one of these inputs makes a low–to–high transition.

# Functional Description (Cont'd):

The converter is started by having  $\overline{CS}$  and  $\overline{WR}$  simultaneously low. This sets the start flip–flop (F/F) and the resulting "1" level resets the 8–bit shift register, resets the interrupt (INTR) F/F and inputs a "1" to the D flop, F/F1, which is at the input end of the 8–bit shift register. Internal clock signals then transfer this "1" to the Q output of F/F1. The AND gate, G1, combines this "1" output with a clock signal to provide a reset signal to the start F/F. If the set signal is no longer present (either  $\overline{WR}$  or  $\overline{CS}$  is a "1") the start F/F is reset and the 8–bit shift register then can have the "1" clocked in, which starts the conversion process. If the set signal were to still be present, this reset pulse would have no effect (both outputs of the start F/F would momentarily be at a "1" level) and the 8–bit shift register would continue to be held in the reset mode. This logic therefore allows for wide  $\overline{CS}$  and  $\overline{WR}$  signals and the converter will start after at least one of these signals returns high and the internal clocks again provide a reset signal for the start F/F.

After the "1" is clocked through the 8–bit shift register (which completes the SAR search) it appears as the input to the D–type latch, LATCH 1. As soon as this "1" is output from the shift register, the AND gate, G2, causes the new digital word to transfer to the TRI–STATE output latches. When LATCH 1 is subsequently enabled, the Q output makes a high–to–low transition which causes the INTR F/F to set. An inverting buffer then supplies the INTR input signal.

Note that the SET control of the INTR F/F remains low for 8 of the external clock periods (as the internal clocks run at  $^{1}/_{8}$  of the frequency of the external clock). If the data output is continuously enabled (CS and RD both are held low), the INTR output will still signal the end of conversion (by a high–to–low transition), because the SET input can control the Q output of the INTR F/F even though the RESET input is constant at a "1" level in this operating mode. This INTR output will therefore stay low for the duration of the SET signal, which is 8 periods of the external clock frequency (assuming the A/D is not started during this interval).

When operating in the free-running or continuous conversion mode (INTR pin tied to WR and CS wired low), the START F/F is SET by the high-to-low transition of the INTR signal. This resets the SHIFT REGISTER which causes the input to the D-type latch, LATCH 1, to go low. As the latch enable input is still present, the  $\overline{Q}$  output will go high, which then allows the INTR F/F to be RESET. This reduces the width of the resulting INTR output pulse to only a few propagation delays (approximately 300ns). When data is to be read, the combination of both  $\overline{CS}$  and  $\overline{RD}$  being low will cause the INTR F/F to be reset and the TRI-STATE output latches will be enables to provide the 8-bit digital outputs.



