

## NTE2102 Integrated Circuit NMOS, 1K Static RAM (SRAM), 350ns

**Description:**

The NTE2101 is a high-speed 1024 x 1 bit static random access read/write memory in a 16-Lead DIP type package designed using N-Channel depletion mode silicon gate technology. Static storage cells eliminate the need for clock or refresh circuitry.

Low threshold silicon gate N-Channel technology allows complete DTL/TTL compatibility of all inputs and outputs as well as a single 5V supply. The separate chip enable input ( $\overline{CE}$ ) controlling the output allows easy memory expansion by OR-tying individual devices to a data bus. Data in and data out have the same polarity.

**Features:**

- Single 5V Supply
- All Inputs and Outputs Directly DTL/TTL Compatible
- Static Operation – No Clocks or Refresh
- All Inputs Protected Against Static Charge
- 350ns Access Time

**Absolute Maximum Ratings:** (Note 1)

Voltage at Any Pin ..... 0.5V to +7V  
 Power Dissipation,  $P_D$  ..... 1W  
 Storage Temperature Range,  $T_{stg}$  ..... -65° to +150°C  
 Lead Temperature (During Soldering, 10sec),  $T_L$  ..... +300°C

Note 1. "Absolute Maximum Ratings" are those values beyond which the device may be permanently damaged. They do not mean the device may be operated at these values.

**Recommended Operating Conditions:**

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$		4.75	–	5.25	V
Operating Ambient Temperature	$T_A$		0	–	+70	°C
Input Low Voltage	$V_{IL}$		-0.5	–	0.8	V
Input High Voltage	$V_{IH}$		2.0	–	$V_{CC}$	V

**DC Electrical Characteristics:** ( $T_A = 0^\circ$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$  unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Load Current	$I_{LI}$	$V_{IN} = 0$ to $5.25\text{V}$	–	–	10	$\mu\text{A}$
Output Leakage Current, High	$I_{LOH}$	$\overline{CE} = 2\text{V}$ , $V_{OUT} = 2.4\text{V}$	–	–	5	$\mu\text{A}$
Output Leakage Current, Low	$I_{LOL}$	$\overline{CE} = 2\text{V}$ , $V_{OUT} = 0.4\text{V}$	–	–	–10	$\mu\text{A}$
Power Supply Current	$I_{CC}$	All Inputs = $5.25\text{V}$ , Data Output Open, $T_A = +25^\circ\text{C}$	–	–	45	$\text{mA}$
Power Supply Amp	$I_{CC}$	All Inputs = $5.25\text{V}$ , Data Output Open, $T_A = 0^\circ\text{C}$	–	–	50	$\text{mA}$
Output Low Voltage	$V_{OL}$	$I_{OL} = 3.2\text{mA}$	–	–	0.4	$\text{V}$
Output High Voltage	$V_{OH}$	$I_{OH} = -200\mu\text{A}$	2.4	–	–	$\text{V}$

**AC Electrical Characteristics (With Standard Load):** ( $T_A = 0^\circ$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$  unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Read Cycle</b>						
Read Cycle	$t_{RC}$		350	–	–	$\text{ns}$
Access Time	$t_A$		–	–	350	$\text{ns}$
Chip Enable to Output Time	$t_{CO}$		–	–	150	$\text{ns}$
Previous Read Data Valid with Respect to Address	$t_{OH1}$		40	–	–	$\text{ns}$
Previous Read Data Valid with Respect to Chip Enable	$t_{OH2}$		0	–	–	$\text{ns}$
<b>Write Cycle</b>						
Write Cycle	$t_{WC}$		350	–	–	$\text{ns}$
Address to Write Set-Up	$t_{AW}$		20	–	–	$\text{ns}$
Write Pulse Width	$t_{WP}$		150	–	–	$\text{ns}$
Write Recovery Time	$t_{WR}$		0	–	–	$\text{ns}$
Data Set-Up Time	$t_{DW}$		125	–	–	$\text{ns}$
Data Hold Time	$t_{DH}$		0	–	–	$\text{ns}$
Chip Enable to Write Set-Up	$t_{CW}$		150	–	–	$\text{ns}$

**AC Electrical Characteristics:** ( $T_A = +25^\circ\text{C}$ ,  $f = 1\text{MHz}$  unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Capacitance</b>						
Input Capacitance	$C_{IN}$	All Inputs $V_{IN} = 0\text{V}$	–	3	5	$\text{pF}$
Output Capacitance	$C_{OUT}$	$V_O = 0\text{V}$	–	4	6	$\text{pF}$

**Standby Characteristics:** ( $T_A = 0^\circ$  to  $+70^\circ\text{C}$ , Note 2 unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
$V_{CC}$ in Standby	$V_{PD}$		1.5	–	–	$\text{V}$
$\overline{CE}$ Bias in Standby	$V_{CES}$	$2 \leq V_{PD} \leq V_{CCmax}$	2.0	–	–	$\text{V}$
		$1.5 \leq V_{PD} \leq 2$	$V_{PD}$	–	–	$\text{V}$

Note 2. Typical values at  $T_A = +25^\circ\text{C}$ .

**Standby Characteristics (Cont'd):** ( $T_A = 0^\circ$  to  $+70^\circ\text{C}$ , Note 2 unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Standby Current	$I_{PD}$	All Inputs = $V_{PD} = 1.5\text{V}$	–	–	28	mA
		All Inputs = $V_{PD} = 2\text{V}$	–	–	38	mA
Chip Deselect to Standby Time	$t_{CP}$		0	–	–	ns
Recovery Time	$t_R$	Note 3	$t_{RC}$	–	–	ns

Note 2. Typical values at  $T_A = +25^\circ\text{C}$ .

Note 3.  $t_R = t_{RC} = \text{Read Cycle Time}$ .

**Pin Connection Diagram**

