

NTE7131 Integrated Circuit DC-Coupled Vertical Deflection Circuit

Description:

The NTE7131 is an integrated circuit in a 9–Lead SIP type package designed for use in 90° and 110° color deflection systems for field frequencies of 50 to 120Hz. The circuit provides a DC driven vertical deflection output circuit, operating as a highly efficient class G system.

Features:

- Few External Components
- Highly Efficient Fully DC-Coupled Vertical Output Bridge Circuit
- Vertical Flyback Switch
- Guard Circuit
- Protection Against:

Short–Circuit of the Output Pins (7 and 4) Short–Circuit of the Output Pins to V_P

- Temperature (Thermal) Protection
- High EMC Immunity because of Common Mode Inputs
- A Guard Signal in Zoom Mode

Absolute Maximum Ratings:

Note 2. Up to $V_P = 18V$.

DC Supply
Supply Voltage, V _P
Non-Operating
Operating
Flyback Supply Voltage, V _{FB}
Vertical Circuit
Output Current (Peak-to-Peak Value, Note 1), I _{O(p-p)}
Output Voltage (Pin7), V _{O(A)}
Flyback Switch
Peak Output Current, I _M
Thermal Data
Virtual Junction Temperature, T _{VJ} +150°C
Operating Ambient Temperatrure Range, T _A
Storage Temperature Range, T _{stg} –55° to +150°C
Thermal Resistance, Virtual Junction–to–Ambient (In Free Air), R _{thVJA}
Thermal Resistance, Virtual Junction–to–Case, R _{thVJC}
Short–Circuiting Time (Note 2), t _{sc}
Note 1. I _O maximum determined by current protection.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
DC Supply						
Operating Supply Voltage	V_P		9.0	4.5	25.0	V
Flyback Supply Voltage	V_{FB}		V_{P}	_	50	V
Supply Current	l _P	No Signal, No Load	-	30	55	mΑ
Vertical Circuit	l .					
Output Voltage Swing (Scan)	Vo	$ \begin{array}{l} I_{diff} = 0.6 m A_{(p-p)}, \\ V_{diff} = 1.8 V_{(p-p)}, \\ I_{O} = 2 A_{(p-p)} \end{array} $	13.2	_	_	V
Linearity Error	LE	$I_O = 2A_{(p-p)}$, Note 3	_	1	4	%
		$I_{O} = 50 \text{mA}_{(p-p)}$, Note 3	-	1	4	%
Output Voltage Swing (Flyback) $V_{O(A)} - V_{O(B)}$	Vo	$I_{diff} = 0.3 \text{mA}, I_{O} = 1 \text{A (M)}$	-	40	_	V
Forward Voltage of the Internal Efficiency Diode (V _{O(A)} – V _{FB})	V _{DF}	$I_{O} = -1A$ (M), $I_{diff} = 0.3mA$	_	-	1.5	V
Output Offset Current	l _{os}	$I_{diff} = 0$, $I_{I(sb)} = 50$ to $500\mu A$	-	_	40	mΑ
Offset Voltage at the Input of the Feedback Amplifier $(V_{I(fb)} - V_{O(B)})$	V _{OS}	$I_{diff} = 0$, $I_{I(sb)} = 50$ to $500\mu A$	-	-	24	mV
Output Offset Voltage as a Function of Temperature	ΔV _{OS} T	I _{diff} = 0	_	-	72	μV/K
DC Output Voltage	V _{O(A)}	I _{diff} = 0, Note 4	-	6.5	_	V
Open–Loop Voltage Gain (V _{7–4} /V _{1–2})	G _{vo}	Note 5, Note 6	-	80	_	dB
Open-Loop Voltage Gain $(V_{7-4}/V_{9-4}, V_{1-2} = 0)$	1	Note 5	-	80	_	dB
Voltage Ratio V ₁₋₂ /V ₉₋₄	V_R		-	0	_	dB
Frequency Response (–3dB)	f _{res}	Open Loop, Note 7	_	40	_	Hz
Current Gain (I _O /I _{diff})	Gl		_	5000	_	
Current Gain Drift as a Function of Temperature	$\Delta G_c T$		_	_	10 ⁻⁴	K
Signal Bias Current	I _{I(sb)}		50	400	500	μΑ
Flyback Supply Current	I _{FB}	During Scan	_	_	100	μΑ
Power Supply Ripple Rejection	PSRR	Note 8	_	80	_	dB
DC Input Voltage	V _{I(DC)}		-	2.7	_	V
Common Mode Input Voltage	V _{I(CM)}	$I_{I(sb)} = 0$	0	_	1.6	V
Input Bias Current	I _{bias}	$I_{I(sb)} = 0$	-	0.1	0.5	μΑ
Common Mode Output Current	I _{O(CM)}	$\Delta I_{I(sb)} = 300 \mu A_{(p-p)},$ $f_i = 50 Hz, I_{diff} = 0$	-	0.2	-	mA
Guard Circuit						
Output Current	I _O	Not Active, V _{O(guard)} = 0V	-	_	50	μΑ
		Active, V _{O(guard)} = 4.5V	1.0	_	2.5	mΑ
Output Voltage on Pin8	V _{O(guard)}	I _O = 100μA	_	_	5.5	V
Allowable Voltage on Pin8		Maximum Leakage Current = 10μA	_	_	40	V

Notes:

Note 3. The linearity error is measured without S–correction and based on the same measurement principle as performed on the screen. The measuring method is as follows: Divide the output signal $I_4 - I_7$ (V_{RM}) into 22 equal parts ranging from 1 to 22 inclusive. Measure the value of two succeeding parts called one block starting with part 2 and 3 (block 1) and ending with part 20 and 22 (block 10). Thus part 1 and 22 are unused. The equation for linearity error for adjacent blocks (LEAB) and not adjacent blocks (NAB) are given below

$$\mbox{LEAD} = \frac{a_k - a_{(k+1)}}{a_{avg}} \; ; \; \mbox{NAB} = \frac{a_{max} - a_{min}}{a_{avg}} \label{eq:LEAD}$$

- Note 4. Related to V_P.
- Niote 5. V values within formulae, relate to voltages at or between relative pin numbers, i.e. V_{7-4}/V_{1-2} = voltage value across pins 7 and 4 divided by voltage value across pins 1 and 2.
- Note 6. V₉₋₄ AC short-circuited.
- Note 7. Frequency response V_{7-4}/V_{9-4} is equal to frequency response V_{7-4}/V_{1-2} .
- Note 8. At $V_{(ripple)} = 500 \text{mV}$ eff; measured across R_M ; $f_i = 50 \text{Hz}$.

Functional Description:

The vertical driver circuit is a bridge configuration. The deflection coil is connected between the output amplifiers, which are driven in phase opposition. An external resistor (R_M) connected in series with the deflection coil provides internal feedback information. The differential input circuit is voltage driven. The input circuit has been adapted to enable it to be used with devices that deliver symmetrical current signals. An external reisitor (R_{CON}) connected between the differential input determines the output current through the deflection coil. The relationship between the differential input current and the output current is defined by: $I_{diff} \times R_{CON} = I_{coil} \times R_M$. The output current is adjustable from $0.5A_{(p-p)}$ to $2A_{(p-p)}$ by varying R_M . The maximum input differential voltage is 1.8V. In the application it is recommended that $V_{diff} = 1.5V$ (Typ). This is recommended because of the spread of input current and the spread in the value of R_{CON} .

The flyback voltage is determined by an additional supply voltage V_{FB} . The principle of operating with two supply voltages (class G) makes it possible to fix the supply voltage V_{P} optimum for the scan voltage and the second supply voltage V_{FB} optimum for the flyback voltage. Using this method, very high efficiency is achieved.

The supply voltage V_{FB} is almost totally available as flyback voltage across the coil, this being possible due to the absence of a decoupling capacitor (not necessary, due to the bridge configuration). The output circuit is fully protected against the following:

- Thermal Protection
- Short-Circuit Protection of the Output Pins (Pin4 and Pin7)
- Short–Circuit of the Output pins to V_P.

A guard circuit $V_{O(guard)}$ is provided. The guard circuit is activated at tghe following conditions:

- During Flyback
- During Short–Circuit of the Coil and During Short–Circuit of the Output Pins (Pin4 and Pin7) to V_P or GND
- During Open Loop
- When the Thermal Protection is Activated

This signal can be used for blanking the picture tube screen.



