


CMOS Single-Supply Rail-to-Rail Input/Output Operational Amplifier

OP150/OP250/OP450



OUT A

-IN A 2

+IN A 3

V+ 4

–IN В 6

+IN B 5

OUT B 7

a *3 volt single supply* as well as a +5 volt supply.

The OP150 family of amplifiers have very low input bias currents. The outputs are capable of driving 250 mA loads and are stable with capacitive loads as high as 500 pF.

Applications for these amplifiers include portable medical equipment, safety and security, and interface for transducers with high output impedances.

Supply current is only 600 µA per amplifier.

The ability to swing rail-to-rail at both the input and output enables designers to build multistage filters in single-supply systems and maintain high signal-to-noise ratios.

The OP150/OP250/OP450 are specified over the extended industrial (-40°C to +125°C) temperature range. The OP150 single amplifiers are available in 8-pin SO surface mount and the 5-pin SOT23-5 packages. The OP250 dual is available in 8pin plastic DIPs and SO surface mount packages. The OP450 quad is available in 14-pin DIPs, TSSOP and narrow 14-pin SO packages. Consult factory for TSSOP availability. 14-Lead TSSOP (RU Suffix)

+IN A □ V+ □

+IN B □

–ім в 🗆

OUT B [

OP450

τυσυστ

⊐ –IN D

⊐ +IN D

□ +IN C

⊓ о∪т с

⊐ v_

14 OUT D

13 –IN D

12 +IN D

10 +IN C

9 –IN C

8 OUT C

11 v_

OP450



This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

OP150/OP250/OP450-SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ $V_s = +3.0 V$, $V_{CM} = 0.05 V$, $V_0 = 1.4 V$, $T_A = +25^{\circ}C$, unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS						
Offset Voltage OP150	V _{OS}				5	mV
e		$-40^{\circ}C \le T_A \le +125^{\circ}C$				mV
Offset Voltage OP250/OP450	V _{OS}				5	mV
-		$-40^{\circ}C \le T_A \le +125^{\circ}C$				mV
Input Bias Current	IB			10	60	pA
		$-40^{\circ}C \le T_A \le +125^{\circ}C$				pA
Input Offset Current	I _{OS}			25		pA
		$-40^{\circ}C \le T_A \le +125^{\circ}C$				pA
Input Voltage Range			0		3	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 V$ to 3 V	60			dB
		$-40^{\circ}C \le T_A \le +125^{\circ}C$				dB
Large Signal Voltage Gain	A _{VO}	$R_L = 10 \text{ k}\Omega$, $V_O = 0.3 \text{ V}$ to 2.7 V		40		V/mV
		$-40^{\circ}C \le T_A \le +125^{\circ}C$				V/mV
Large Signal Voltage Gain	Avo	$R_L = 2 \text{ k}\Omega, V_O = 0.3 \text{ V to } 2.7 \text{ V}$		16		V/mV
Large Signal Voltage Gain	Ave	$R_{\rm L} = 1 \ \text{k}\Omega, V_{\rm O} = 0.3 \ \text{V} \text{ to } 2.7 \ \text{V}$		10		V/mV
Offset Voltage Drift	AV SS/AT					μV/°C
Blas Current Drift ()	$M_{\rm R}/\Delta T$	$(\frown) \frown$				pA/°C
Offset Current Brift	TATOS IAT					pA/°C
OUTPUT CHARACTERISTICS				_		
			2.95	J_{299}	_	v
Output Voltage High	VOH		k.95	- <u>4.99</u>		
		<u>−10°C to +125°C</u>		2.95	\sim	
		$I_L = 10 \text{ mA}$		2.95		
Outrast Walts as Large	17	-40° C to $+125^{\circ}$ C			' 10	Y_
Output Voltage Low	V _{OL}	$I_L = 100 \mu A$		2 / /	10	mV MV
		-40° C to $+125^{\circ}$ C			~~ /	m V
		$I_{L} = 10 \text{ mA}$		30	55	<u>I mV</u>
Outrast Comment	T	-40°C to +125°C		1950		mV
Output Current	I _{OUT}	400C to 1050C		± 250		mA
Onen I. een Immeden ee	7	-40° C to $+125^{\circ}$ C				mA
Open Loop Impedance	Z _{OUT}	$f = 1$ MHz, $A_V = 1$				Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{\rm S} = 2.7 \text{ V}$ to 6 V	70			dB
TI J J		$-40^{\circ}C \le T_A \le +125^{\circ}C$	68			dB
Supply Current/Amplifier	I _{SY}	$V_{O} = 0 V$		500	600	μA
	51	$-40^{\circ}C \le T_A \le +125^{\circ}C$		650		μA
						•
DYNAMIC PERFORMANCE		D (a) a				<u></u> ,
Slew Rate	SR	$R_L = 10 k\Omega$		2.7		V/µs
Settling Time	ts	To 0.01%				μs
Gain Bandwidth Product	GBP			2		MHz
Phase Margin	Øo			75		Degrees
Channel Separation	CS	$f = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega$				dB
NOISE PERFORMANCE						
Voltage Noise	e n-n	0.1 Hz to 10 Hz				µV р-р
Voltage Noise Density	e _n p-p	f = 1 kHz		55		nV/\sqrt{Hz}
Current Noise Density	e _n			55		pA/\sqrt{Hz}
Current rouse Density	i _n					

Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

ELECTRICAL CHARACTERISTICS (@ $V_s = +5.0 V$, $V_{CM} = 0.05 V$, $V_0 = 1.4 V$, $T_A = +25^{\circ}C$, unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS Offset Voltage OP150	V _{os}				5	mV
Offset Voltage OP250/OP450	V _{OS}	$-40^{\circ}C \le T_A \le +125^{\circ}C$			5	mV mV
Input Bias Current	I _B	$-40^{\circ}C \le T_A \le +125^{\circ}C$		30	50	mV pA
Input Offset Current	I _{OS}	$-40^{\circ}C \le T_A \le +125^{\circ}C$		0.1	60 8 16	pA pA
Input Voltage Range Common-Mode Rejection Ratio	CMRR	$\label{eq:Carbon constraint} \begin{array}{l} -40^\circ C \leq T_A \leq +125^\circ C \\ \\ V_{CM} = 0 \ V \ to \ 5 \ V \\ -40^\circ C \leq T_A \leq +125^\circ C \end{array}$	0 60		16 5	pA V dB dB
Large Signal Volta ge Ga in	A _{VO}	$\begin{array}{c} -40^{\circ} C \leq T_{A} \leq +125^{\circ} C \\ R_{L} = 10^{\circ} k\Omega, V_{O} = 0.3^{\circ} V \text{ to } 4.7^{\circ} V \\ -40^{\circ} C \leq T_{A} \leq +125^{\circ} C \end{array}$		40		V/mV V/mV
Large Signal Voltage Gain Large Signal Voltage Gain	Avo Avo	$\frac{R_{\rm L}}{R_{\rm L}} = 2 \ \text{k}\Omega, \ V_{\rm O} = 0.3 \ \text{V to} \ 2.7 \ \text{V}$ $R_{\rm L} = 1 \ \text{k}Q, \ V_{\rm O} = 0.3 \ \text{V to} \ 2.7 \ \text{V}$		16 10		V/mV V/mV
Offset Voltage Brift Bias Current Brift Offset Current Drift	$\Delta V_{OS} \Delta T$ $\Delta T_{OS} \Delta T$ $\Delta T_{OS} \Delta T$	$40^{\circ}C \leq T \leq +125^{\circ}C$		$\overset{1.5}{\overset{100}{\sim}}$		µV/°C pA/°C pA/°C
OUTPUT CHARACTERISTICS Output Voltage High	V _{OH}	$I_{L} = 100 \mu\text{A}$ -40°C to +125°C		4.99		V.
Output Voltage Low	V _{OL}	$I_{L} = 10 \text{ mA}$ -40°C to +125°C $I_{L} = 100 \mu\text{A}$ -40°C to +125°C $I_{L} = 10 \text{ mA}$		4.95 2 30		V V mV mV
Output Current	I _{OUT}	-40° C to $+125^{\circ}$ C -40° C to $+125^{\circ}$ C		± 250		m∀ mA mA
Open Loop Impedance	Z _{OUT}	$f = 1$ MHz, $A_V = 1$				Ω
POWER SUPPLY Power Supply Rejection Ratio	PSRR	$\label{eq:VS} \begin{split} V_S &= 2.7 \ V \ to \ 6 \ V \\ -40^\circ C &\leq T_A \ \leq +125^\circ C \end{split}$	75 70			dB dB
Supply Current/Amplifier	I _{SY}	$ \begin{array}{l} V_{\rm O} = 0 \ V \\ -40^{\circ} C \leq T_{\rm A} \leq +125^{\circ} C \end{array} \end{array} $		550	650	μΑ μΑ
DYNAMIC PERFORMANCE Slew Rate Full Power Bandwidth Settling Time	SR BW _p t _S	R _L =10 kΩ 1% Distortion To 0.01%		6.5		V/µs kHz µs
Gain Bandwidth Product Phase Margin Channel Separation	GBP Øo CS	$f = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega$		4 75		MHz Degre dB
NOISE PERFORMANCE Voltage Noise Voltage Noise Density Voltage Noise Density Current Noise Density	e _n p-p e _n e _n i _n	0.1 Hz to 10 Hz f = 1 kHz f = 10 kHz		55 35		µV p-j nV/√F nV/√F pA/√F

Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

OP150/OP250/OP450

WAFER TEST LIMITS (@ $V_s = +5.0 \text{ V}$, $V_{CM} = 0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ unless otherwise noted.)

Parameter	Symbol	Conditions	Limit	Units
Offset Voltage	V _{OS}		±10	mV max
Input Bias Current	IB		50	pA max
Input Offset Current	I _{OS}		10	pA max
Input Voltage Range	V _{CM}		V- to V+	V min
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 V$ to 10 V	60	dB min
Power Supply Rejection Ratio	PSRR	V = +2.7 V to +7 V	70	dB min
Large Signal Voltage Gain	A _{VO}	$R_{\rm L} = 10 \ \rm k\Omega$		V/mV min
Output Voltage High	V _{OH}	$R_{\rm L} = 2 \ \rm k\Omega \ \rm to \ \rm GND$	2.9	V min
Output Voltage Low	V _{OL}	$R_{\rm L} = 2 \ \rm k\Omega \ \rm to \ \rm V+$	55	mV max
Supply Current/Amplifier	I _{SY}	$V_{O}^{L} = 0 V, R_{L} = \infty$	650	μA max

NOTE

Electrical tests and water probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

ABSOLUTE MAXIMUM RATINGS1

Supply Voltage
Input Voltage \ldots $(\ldots, \ldots, \ldots, \ldots, \ldots, \ldots, \ldots, \ldots, \ldots, QND)$ to V _S
Differential Input Voltage
Output Short-Circuit Duration to GNB^2 Indefinite
Storage Temperature Range
P, S, RT, RU Package65°C to +150°C
Operating Temperature Range
OP150/OP250/OP450G40°C to +125°C
Junction Temperature Range
P, S, RT, RU Package65°C to +150°C
Lead Temperature Range (Soldering, 60 sec) +300°C

Package Type	$\theta_{JA}{}^{3}$	θ _{JC}	Units
5-Pin SOT (RT)	325		°C/W
8-Pin Plastic DIP (P)	103	43	°C/W
8-Pin SOIC (S)	158	43	°C/W
8-Pin TSSOP (RU)	240	43	°C/W
14-Pin Plastic DIP (P)	76	33	°C/W
14-Pin SOIC (S)	120	36	°C/W
14-Pin TSSOP(RU)	180	35	°C/W

Temperature Range **Package Option** Mhde -40 $C/to + 125^{\circ}C$ 8-Pin-SQIC 150**G**RT 'nΡ °C to+125°C 5-Pin SOT OF/150GBC DICE 40% to +125°C Pin Plastic/D OP250GP OP250GS -Pi⁄n SOIC 425°C 40° C to -8-P⁄in TSSØP OP250GRU -40°C to +125°C OP250GBC +25°C **DI**CE -40°C to +125°C 14-Pin Plastic DIP OP450GP OP450GS $-40^{\circ}C$ to $+125^{\circ}C$ 14-Pin SOIC -40° C to $+125^{\circ}$ C 14-Pin TSSOP OP450GRU $+25^{\circ}C$ DICE OP450GBC

ORDERING GUIDE

NOTES

¹Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

 $^2\theta_{JA}$ is specified for the worst case conditions, i.e., θ_{JA} is specified for device in socket for P-DIP packages; θ_{JA} is specified for device soldered in circuit board for SOIC package.

CAUTION .


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP150/OP250/OP450 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

DICE CHARACTERISTICS

OP150 Die Size 0.00 × 0.00 Inch, 00 Sq. Mils Substrate (Die Backside) Is Connected to V– Transistor Count, 00. OP250 Die Size 0.044 × 0.045 Inch, 1,980 Sq. Mils Substrate (Die Backside) Is Connected to V– Transistor Count, 0. OP450 Die Size 0.052 × 0.058 Inch, 3,016 Sq. Mils Substrate (Die Backside) Is Connected to V– Transistor Count, 127.



This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.