


P2003EVG


P-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30V	20m Ω @ $V_{GS} = -10V$	-9A



SOP- 08



100% UIS tested

ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		V_{DS}	-30	V
Gate-Source Voltage		V_{GS}	± 25	
Continuous Drain Current	$T_A = 25\text{ }^\circ\text{C}$	I_D	-9	A
	$T_A = 70\text{ }^\circ\text{C}$		-7	
Pulsed Drain Current ¹		I_{DM}	-50	
Avalanche Current		I_{AS}	-27	
Avalanche Energy	$L = 0.1\text{mH}$	E_{AS}	36	mJ
Power Dissipation	$T_A = 25\text{ }^\circ\text{C}$	P_D	2.5	W
	$T_A = 70\text{ }^\circ\text{C}$		1.6	
Operating Junction & Storage Temperature Range		T_J, T_{STG}	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$		25	$^\circ\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		50	

¹Pulse width limited by maximum junction temperature.

P2003EVG

P-Channel Logic Level Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-30			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-1	-1.5	-3	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±25V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -24V, V _{GS} = 0V			-1	μA
		V _{DS} = -20V, V _{GS} = 0V, T _J = 125 °C			-10	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = -5V, V _{GS} = -10V	50			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = -4.5V, I _D = -7A		25	35	mΩ
		V _{GS} = -10V, I _D = -9A		15	20	
Forward Transconductance ¹	g _{fs}	V _{DS} = -10V, I _D = -9A		24		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = -15V, f = 1MHz		1610		pF
Output Capacitance	C _{oss}			410		
Reverse Transfer Capacitance	C _{rss}			200		
Gate Resistance	R _g	V _{GS} = 0V, V _{DS} = 0V, f = 1MHz		3.7		Ω
Total Gate Charge ²	Q _g	V _{DS} = 0.5V _{(BR)DSS} , I _D = -9A, V _{GS} = -10V		31.4		nC
Gate-Source Charge ²	Q _{gs}			4.5		
Gate-Drain Charge ²	Q _{gd}			8.2		
Turn-On Delay Time ²	t _{d(on)}	V _{DS} = -15V, I _D ≅ -1A, V _{GS} = -10V, R _L = 1Ω, R _{GS} = 6Ω		5.7		nS
Rise Time ²	t _r			10		
Turn-Off Delay Time ²	t _{d(off)}			18		
Fall Time ²	t _f			5		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_J = 25 °C)						
Continuous Current	I _S				-2.1	A
Forward Voltage ¹	V _{SD}	I _F = -1A, V _{GS} = 0V			-1.2	V
Diode Reverse Recovery Time	t _{rr}	I _F = 2A, dI/dt = 100A/μs		16		nS
Diode Reverse Recovery Charge	Q _{rr}				7	

¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

P2003EVG


P-Channel Logic Level Enhancement Mode MOSFET




P2003EVG

P-Channel Logic Level Enhancement Mode MOSFET


Capacitance Characteristic




Body Diode Forward Voltage VS Source current




Safe Operating Area



Single Pulse Maximum Power Dissipation



Transient Thermal Response Curve



P2003EVG

P-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

SOP-8 MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	4.8	4.9	5.0	H	0.4	0.6	0.93
B	3.8	3.9	4.0	I	0.19	0.21	0.25
C	5.79	6.0	6.2	J	0.25	0.375	0.5
D	0.33	0.4	0.51	K	0°	3°	18°
E	1.25	1.27	1.29				
F	1.1	1.3	1.65				
G	0.05	0.15	0.25				

