



3.3V 64K x 32 Fast CMOS Synchronous Static RAM with Burst Counter and Output Register

Features

Interfaces directly with the x86, Pentium TM ,
680X0 and PowerPC™ processors
(100, 80, 66, 60, 50 MHz)
Single 3.3V power supply
Mode selectable for interleaved or linear burst:
Interleaved for x86 and Pentium
Linear for 680x0 and PowerPC
High-speed clock cycle times:
7.5, 10, 12.5, 15 and 20 ns
High-density 64K x 32 architecture with burst
address counter and output register
Fully registered inputs and outputs for pipelined
operation
High-output drive: 30 pF at rated T _A
Asynchronous output enable
Self-timed write cycle
Separate byte write enables and one global write
enable
Internal burst read/write address counter
Internal registers for address, data, controls
Output data register
Burst mode selectable
Sleep mode
Packages:
100-pin QFP - (Q)
100-pin TQFP - (TQ)


Description

The PDM34088 is a 2,097,152 bit synchronous random access memory organized as 65,536 x 32 bits. This device designed with burst mode capability and interface controls to provide highperformance in second level cache designs for x86, Pentium, 680x0, and PowerPC microprocessors. Addresses, write data and all control signals except output enable are controlled through positive edgetriggered registers. Write cycles are self-timed and are also initiated by the rising edge of the clock. Controls are provided to allow burst reads and writes of up to four words in length. A 2-bit burst address counter controls the two least-significant bits of the address during burst reads and writes. The burst address counter selectively uses the 2-bit counting scheme required by the x86 and Pentium or 680x0 and PowerPC microprocessors as controlled by the mode pin. Individual write strobes provide byte write for the four 8-bit bytes of data. An asynchronous output enable simplifies interface to high-speed buses.


TM i486, Pentium are trademarks of Intel Corp. PowerPC is a trademark of the International Business Machines Corporation.



Functional Block Diagram



PDM34088 Pinout





Pinout

Name	I/O	Description	Name	I/O	Description
A14-A2	I	Address Inputs A14-A2	CE, CE2, CE2	I	Chip Enables
A1, A0	I	Address Inputs A1 & A0	BWE	I	Byte Write Enable
DQ1-DQ32	I/O	Read/Write Data	BW1-BW4	I	Byte Write Enables
NC	_	No Connect	ŌĒ	I	Output Enable
MODE ⁽¹⁾	I	Burst Sequence Select	CLK	I	Clock
ADV	I	Burst Counter Advance	ZZ	I	Sleep Mode
ADSC	1	Controller Address Status	V _{CC}	_	Power Supply (+3.3V)
ADSP	1	Processor Address Status	V _{CCQ}	_	Output Power for DQ's (+3.3V ± 5%)
GW	1	Global Write	V _{SS}	_	Array Ground
FT ⁽¹⁾	I	Must be tied HIGH for proper operation	V_{SSQ}	_	Output Ground for DQ's

NOTE: 1.MODE and FT are DC operated pins. Do not alter input state while device is operating.

Burst Sequence Table

Burst Sequence	Interleaved ⁽¹⁾ Mode = NC or V _{CC}	Linear ⁽²⁾ Mode = V _{SS}				
External Address	A15-A2, A1, A0	A15-A2,0,0	A15-A2,0,1	A15-A2,1,0	A15-A2,1,1	
1st Burst Address	A15-A2, A1, A0	A15-A2,0,1	A15-A2,1,0	A15-A2,1,1	A15-A2,0,0	
2nd Burst Address	A15-A2, A1, A0	A15-A2,1,0	A15-A2,1,1	A15-A2,0,0	A15-A2,0,1	
3rd Burst Address	A15-A2, A1, A0	A15-A2,1,1	A15-A2,0,0	A15-A2,0,1	A15-A2,1,0	

Note:

- 1. Interleaved = x86 and Pentium.
- 2. Linear = 680x0 and Power PC compatible.

Asynchronous Truth Table

Operation	ZZ	ŌĒ	I/O Status
Read	L	L	Data Out
Read	L	Н	High-Z
Write	L	Х	High-Z: Write Data In
Deselected	L	Х	High-Z
Sleep	Н	Х	High-Z

- NOTE: 1. L = Low, H = High, X = Don't Care.
 - 2. For a write operation following a read operation, OE must be high before the input data required setup time and held high through the input data hold time.
 - 3. This device contains circuitry that will ensure the outputs will be in high-Z during powerup.

Partial Truth Table for Writes

GW	BWE	BW1	BW2	BW3	BW4	Function
Н	Н	Х	Х	Х	Х	READ
Н	L	Н	Н	Н	Н	READ
Н	L	L	Н	Н	Н	WRITE Byte 1
Н	L	L	L	L	L	WRITE All Bytes
L	Х	Х	Х	Х	Х	WRITE All Bytes

- NOTE: 1. L = Low, H = High, X = Don't Care.
 - 2. Using BWE and BW1 through BW4, any one or more bytes may be written.

Synchronous Truth Table (See Notes 1 through 3)

CE	CE2	CE2	ADSP	ADSC	ADV	BWx	CLK	Address	Operation
Н	Х	Х	Х	L	Х	Х	1	N/A	Deselected
L	Х	L	L	Х	Х	Х	1	N/A	Deselected
L	Н	Х	L	Х	Х	Х	1	N/A	Deselected
L	Х	L	Н	L	Х	Х	1	N/A	Deselected
L	Н	Х	Н	L	Х	Х	1	N/A	Deselected
L	L	Н	L	Х	Х	Х	1	External	Read Cycle, Begin Burst
L	L	Н	Н	L	Х	Н	1	External	Read Cycle, Begin Burst
Х	Х	Х	Н	Н	L	Н	1	Next	Read Cycle, Continue Burst
Н	Х	Х	Х	Н	L	Н	1	Next	Read Cycle, Continue Burst
Х	Х	Х	Н	Н	Н	Н	1	Current	Read Cycle, Suspend Burst
Н	Х	Х	Х	Н	Н	Н	1	Current	Read Cycle, Suspend Burst
L	L	Н	Н	L	Х	L	1	External	Write Cycle, Begin Burst
Х	Х	Х	Н	Н	L	L	1	Next	Write Cycle, Continue Burst
Н	Х	Х	Х	Н	L	L	1	Next	Write Cycle, Continue Burst
Х	Х	Х	Н	Н	Н	L	1	Current	Write Cycle, Suspend Burst
Н	Х	Х	Х	Н	Н	L	1	Current	Write Cycle, Suspend Burst

NOTES:

- 1. X = Don't Care, H = logic High, L = logic Low, \overline{BWx} = any one or more byte write enable signals ($\overline{BW1}$, $\overline{BW2}$, $\overline{BW3}$, $\overline{BW4}$) and \overline{BWE} are low, or \overline{GW} is low.
- BW1 enables BWx to Byte 1 (DQ1-DQ8). BW2 enables BWx to Byte 2 (DQ9-DQ16).
 BW3 enables BWx to Byte 3 (DQ17-DQ24), BW4 enables BWx to Byte 4 (DQ25-DQ32).
- 3. ADV must always be high at the rising edge of the first clock after an ADSP cycle is initiated if a write cycle is desired (to ensure use of correct address).

Burst Mode Operation

This is a synchronous part. All activities are initiated by the positive, low-to-high edge of the clock (CLK). This part can perform burst reads and writes with burst lengths of up to four words. The four-word burst is created by using a burst counter to drive the two least-significant bits of the internal RAM address. The burst counter is loaded at the start of the burst and is incremented for each word of the burst. The sequence is given in the Burst Sequence Table.

Burst transfers are initiated by the \overline{ADSC} or \overline{ADSP} signals. When the \overline{ADSP} and \overline{CE} signals are sampled low, a read cycle is started (independent of $\overline{BW1}$, $\overline{BW2}$, $\overline{BW3}$, or $\overline{BW4}$; \overline{BWE} , \overline{GW} and \overline{ADSC}), and prior burst activity is terminated. \overline{ADSP} is gated by \overline{CE} , so both must be active for \overline{ADSP} to load the address register and to initiate a read cycle. The address and the chip enable input (\overline{CE}) are sampled by the same edge that samples \overline{ADSP} . Read data is valid at the output after the specified delay from the clock edge.

When \overline{ADSC} is sampled low and \overline{ADSP} is sampled high, a read or write cycle is started depending on the state of $\overline{BW1}$, $\overline{BW2}$, $\overline{BW3}$ or $\overline{BW4}$; \overline{BWE} , and \overline{GW} . If $\overline{BW1}$, $\overline{BW2}$, $\overline{BW3}$, $\overline{BW4}$, \overline{BWE} , and \overline{GW} are all sampled high, a read cycle is started, as described above. If $\overline{BW1}$, $\overline{BW2}$, $\overline{BW3}$, or $\overline{BW4}$; \overline{BWE} , and \overline{GW} is sampled low, a write cycle is begun. The address, write data, and the chip enable inputs (\overline{CE} , $\overline{CE2}$ and $\overline{CE2}$) are sampled by the same edge that samples \overline{ADSC} and $\overline{BW1}$ – $\overline{BW4}$, \overline{BWE} and \overline{GW} . The \overline{ADV} line is held high for this clock edge to maintain the correct address for the internal write operation which will follow this second clock edge.

After the first cycle of the write burst, the state of $\overline{BW1}-\overline{BW4}$, \overline{BWE} and \overline{GW} determines whether the next cycle is a read or write cycle, and \overline{ADV} controls the advance of the address counter. The \overline{ADV} signal advances the address counter. This increments the address to the next available RAM address. You write the next word in the burst by taking \overline{ADV} low and presenting the write data at the positive edge of the clock. If \overline{ADV} is sampled low, the burst counter advances and the write data (which is sampled by the same clock) is written into the internal RAM during the time following the clock edge.

Absolute Maximum Ratings (1)

Symbol	Rating	Com'l.	Ind.	Unit
V_{TERM}	Terminal Voltage with Respect to V _{SS}	-0.5 to +4.6	-0.5 to +4.6	V
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	1.0	1.0	W
I _{OUT}	DC Output Current	100	100	mA
Tj	Maximum Junction Temperature (2)	125	125	°C

- NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 - 2. Appropriate thermal calculations should be performed in all cases and specifically for those where the chosen package has a large thermal resistance (e.g., TSOP). The calculation should be of the form: $T_j = T_a + P * \theta_{ja}$ where T_a is the ambient temperature, P is average operating power and θ_{ja} the thermal resistance of the package. For this product, use the following θ_{ja} values:

TQFP: 50° C/W QFP: 50° C/W

Recommended DC Operating Conditions

Symbol	Description	Min.	Тур.	Max.	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
V _{CCQ}	Supply voltage	3.0	3.3	3.6	V
V _{SS}	Supply Voltage	0	0	0	٧
Commercial	Ambient Temperature	0	25	70	°C

PRELIMINARY

DC Electrical Characteristics ($V_{CC} = 3.3V \pm 0.3V$, All Temperature Ranges)

Symbol	Description	Test Conditions	Min.	Max.	Unit
I _{LI}	Input Leakage Current	$V_{IN} = 0V \text{ to } V_{CC}$	-2	2	μΑ
I _{LO}	Output Leakage Current	Outputs Disabled, $V_{I/O} = 0V$ to V_{CC}	-2	2	μΑ
V _{OL}	Output Low Voltage	V _{CC} = Min., I _{OL} = 8 mA	_	0.4	V
V _{OH}	Output High Voltage	$V_{CC} = Min., I_{OH} = -5 \text{ mA}$	2.4	_	V
V _{IH}	Input HIGH Voltage		2.0	3.6	V
V _{IL}	Input LOW Voltage ⁽¹⁾		-0.3	0.8	V

NOTES: 1. Undershoots to -2.0 for 10 ns are allowed once per cycle.

2. MODE, $\overline{\text{FT}}$ and ZZ pins have an internal pullup and exhibit an input leakage current of $\pm 400~\mu A$.

Power Supply Characteristics

Symbol	Description	Test Conditions	-4ns	-6 ns	-7 ns	-8 ns	-10 ns	-12 ns	Unit
I _{CC}	Active Supply Current	Device Deselected $V_{IN} \le V_{IL}$ or $\ge V_{IH}$, $I_{I/O} = 0$	300	300	300	300	300	300	mA
I _{SB}	Standby Current:	$\label{eq:controller} \begin{array}{l} \mbox{Device Deselected} \\ \mbox{V}_{\mbox{IN}} \leq \mbox{V}_{\mbox{IL}} \ \mbox{or} \geq \mbox{V}_{\mbox{IH},} \ \mbox{0 MHz} \\ \mbox{All inputs static} \end{array}$	25	25	25	25	25	25	mA
I _{SB1}	Standby Current:	$\begin{tabular}{ll} \hline Device Deselected \\ V_{IN} \le 0.2V \ or \ge V_{CC} - 0.2V \\ All inputs static, 0 \ MHz \\ \hline \end{tabular}$	5	5	5	5	5	5	mA
I _{SB3}	Sleep Mode Standby Current:	Device Deselected ZZ ≥ V _{CCQ} - 0.2V	5	5	5	5	5	5	mA



Capacitance ($T_A = +25$ °C, f = 1.0 MHz)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	pF

NOTES: 1. Characterized values, not currently tested.

AC Test Conditions

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	1.5 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load

 $t_{CQ},\,t_{OLZ},\,t_{OHZ},\,t_{CZ}$




AC Electrical Characteristics

Parameter	Symbol	-4 ns *	-6 ns	-7 ns	-8 ns	-12 ns	Type	Units
Cycle time	t _{CYC}	7.5	10	12	15	20	Min.	ns
Clock to output valid (Std. load)	t _{CQ}	4	5	6	7	8	Max.	ns
Clock to output invalid	t _{CQX}	2	2	2	2	2	Min.	ns
Clock to output high-Z	t _{CHZ}	4	5	5	6	6	Max.	ns
Clock pulse width high	t _{CH}	2.5	4	4.5	5	6	Min.	ns
Clock pulse width low	t _{CL}	2.5	4	4.5	5	6	Min.	ns
OE to output valid	t _{OE}	4	5	5	5	6	Max.	ns
OE to output low-Z	t _{OLZ}	0	0	0	0	0	Min.	ns
OE to output high-Z	t _{OHZ}	4	4	5	6	6	Max.	ns
ZZ standby time	t _{ZZS}	25	100	100	100	100	Max.	ns
ZZ recovery time	t _{ZZREC}	25	100	100	100	100	Min.	ns
SETUP TIMES							•	
Address	t _{AS}	2.0	2.5	2.5	2.5	3	Min.	ns
Address status (ADSC, ADSP)	t _{AAS}	2.0	2.5	2.5	2.5	3	Min.	ns
Address advance setup (ADV)	t _{AAS}	2.0	2.5	2.5	2.5	3	Min.	ns
Write signals (BWx, GW)	t _{WS}	2.0	2.5	2.5	2.5	3	Min.	ns
Data in	t _{DS}	2.0	2.5	2.5	2.5	3	Min.	ns
Chip enables (CE, CE2, CE2)	t _{CES}	2.0	2.5	2.5	2.5	3	Min.	ns
HOLD TIMES	•		•					
Address	t _{AH}	0.5	0.5	0.5	0.5	0.5	Min.	ns
Address status (ADSC, DSP)	t _{ADSH}	0.5	0.5	0.5	0.5	0.5	Min.	ns
Address advance (ADV)	t _{AAH}	0.5	0.5	0.5	0.5	0.5	Min.	ns
Write signals (BWx, GW)	t _{WH}	0.5	0.5	0.5	0.5	0.5	Min.	ns
Data in	t _{DH}	0.5	0.5	0.5	0.5	0.5	Min.	ns
Chip enables (CE, CE2, CE2)	t _{CEH}	0.5	0.5	0.5	0.5	0.5	Min.	ns

^{*} $V_{CC} = 3.3V \pm 5\%$


Read Timing Diagram



NOTES: 1. Qn(A2) refers to output from address A2. Q1-4 refers to outputs according to burst sequence.


2. CE2 and CE2 have timing identical to CE. In this diagram, when CE is low, CE2 is low and CE2 is high. When CE is high, CE2 is high and CE2 is low.

Write Timing Diagram



- NOTES: 1. $\overline{\text{CE2}}$ and CE2 have timing identical to $\overline{\text{CE}}$. On this diagram, when $\overline{\text{CE}}$ is low, $\overline{\text{CE2}}$ is low and CE2 is high. When $\overline{\text{CE}}$ is high and CE2 is low.
 - 2. Full width write can be initiated by $\overline{\text{GW}}$ low or $\overline{\text{GW}}$ high and $\overline{\text{BWE}}$, $\overline{\text{BW1}}$ - $\overline{\text{BW4}}$ low.
 - 3 BWE is low when any one or more byte write enables (BW1-BW4) are low in this diagram.


Read/Write Timing Diagram



NOTES: 1. $\overline{\text{CE2}}$ and CE2 have timing identical to $\overline{\text{CE}}$. On this diagram, when $\overline{\text{CE}}$ is low, $\overline{\text{CE2}}$ is low and CE2 is high. When $\overline{\text{CE}}$ is high and CE2 is low.

2. GW is high.


Sleep Mode Timing Diagram



NOTES: 1. Data retention is guaranteed when ZZ is asserted and clock remains active.

2. ADSC and ADSP must not be asserted for at least 100 ns after leaving ZZ state.

Sequential Non-burst Read and Write Timing Diagram



NOTES:

- 1. \overline{ADSP} = high, \overline{ADSC} = low, \overline{ADV} = high, $\overline{CE1}$ = low.
- $2. \ H \geq V_{IH}, \ L \leq V_{IL}.$

Ordering Information

