



## 6 Channel ESD Protection Array

### Features

- Six channels of ESD protection
- 15KV ESD protection (HBM)
- 8KV contact, 15KV air ESD protection per IEC 1000-4-2
- Low loading capacitance, 3pF typ.
- Miniature 8-pin MSOP or SOIC package


### Applications

- I/O port protection for cellular phones, notebook computers, PDAs, etc.
- ESD protection for VGA (Video) port in PC's or Notebook computers
- ESD protection for sensitive electronic equipment.

### Product Description

The PACDN006 is a diode array designed to provide 6 channels of ESD protection for electronic components or sub-systems. Each channel consists of a pair of diodes which steers the ESD current pulse either to the positive ( $V_P$ ) or negative ( $V_N$ ) supply. The PACDN006 will protect against ESD pulses up to 15 KV Human Body Model (100 pF capacitor discharging through a 1.5K $\Omega$  resistor) and 8KV contact discharge per International Standard IEC1000-4-2.

This device is particularly well-suited for portable electronics (e.g. cellular phones, PDAs, notebook computers) because of its small package footprint, high ESD protection level, and low loading capacitance. It is also suitable for protecting video output lines and I/O ports in computers and peripheral equipment.



STANDARD PART ORDERING INFORMATION		
Package		Ordering Part Number
Pins	Style	Part Marking
8	SOIC	PDN006S
8	MSOP	D006

When placing an order please specify desired shipping: Tubes or Tape & Reel.



ABSOLUTE MAXIMUM RATINGS	
Diode Forward DC Current (Note 1)	20mA
Storage Temperature	-65°C to 150°C
Operating Temperature Range	-20°C to 85°C
DC Voltage at any Channel Input	$V_N - 0.5V$ to $V_P + 0.5V$

STANDARD SPECIFICATIONS			
Parameter	Min.	Typ.	Max.
Operating Supply Voltage ( $V_P - V_N$ )			5.5V
Supply Current, ( $V_P - V_N$ ) = 5.5V, T = 25°C			10µA
Diode forward Voltage, $I_F = 20mA$ , T = 25°C	0.65V		0.95V
ESD Protection Peak Discharge Voltage at any Channel Input, in-system (Note 2) Human Body Mode., Method 3015 (Note 3, 4) Contact Discharge per IEC 1000-4-2 (Note 5)	±15KV ±8KV		TΩ
Channel Clamp Voltage @ 15KV ESD HBM, T = 25°C (Note 3, 4) Positive transients Negative transients			$V_P + 13.0V$ $V_N - 13.0V$
Channel Leakage Current, T = 25°C		±0.1µA	±0.1µA
Channel Input Capacitance (Measured @ 1MHz) $V_P = 5V$ , $V_N = 0V$ , $V_{INPUT} = 2.5V$ (Note 4)		3pF	6pF
Package Power Rating SOIC Package MSOP Package			350mW 200mW


**Note 2:** From I/O pins to  $V_P$  or  $V_N$  only.  $V_P$  bypassed to  $V_N$  with 0.2 mF ceramic capacitor.

**Note 3:** Human Body Model per MIL-STD-883, Method 3015,  $C_{Discharge}=100pF$ ,  $R_{Discharge}=1.5K\Omega$ ,  $V_P=5.0V$ ,  $V_N=GND$ .

**Note 4:** This parameter is guaranteed by design and characterization.

**Note 5:** Standard IEC1000-4-2 with  $C_{Discharge}=150pF$ , and  $R_{Discharge}=330\Omega$ ,  $V_P=5V$ ,  $V_N=GND$ .

Input Capacitance vs. Input Voltage



Typical variation of  $C_{IN}$  with  $V_{IN}$   
( $V_P = 5V$ ,  $V_N = 0V$ , 0.1µF chip capacitor between  $V_P$  &  $V_N$ )



**Application Information**

See also California Micro Devices Application note AP209, "Design Considerations for ESD protection."

In order to realize the maximum protection against ESD pulses, care must be taken in the PCB layout to minimize parasitic series inductances to the Supply and Ground rails. Refer to Figure 1, which illustrates the case of a positive ESD pulse applied between an input channel and Chassis Ground. The parasitic series inductance back to the power supply is represented by  $L_1$ . The voltage  $V_z$  on the line being protected is:

$$V_z = \text{Forward voltage drop of } D_1 + L_1 \times d(I_{ESD})/dt + V_{SUPPLY}$$

where  $I_{ESD}$  is the ESD current pulse, and  $V_{SUPPLY}$  is the positive supply voltage.

An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC 61000-4-2 standard results in a current pulse that rises from zero to 30 Amps in 1nS. Here  $d(I_{ESD})/dt$  can be approximated by  $DI_{ESD}/Dt$ , or  $30/(1 \times 10^{-9})$ . So just 10nH of series inductance ( $L_1$ ) will lead to a 300V increment in  $V_z$ !

Similarly for negative ESD pulses, parasitic series inductance from the  $V_N$  pin to the ground rail will lead to drastically increased negative voltage on the line being protected.

Another consideration is the output impedance of the power supply for fast transient currents. Most power supplies exhibit a much higher output impedance to

fast transient current spikes. In the  $V_z$  equation above, the  $V_{SUPPLY}$  term, in reality, is given by  $(V_{DC} + I_{ESD} \times R_{OUT})$ , where  $V_{DC}$  and  $R_{OUT}$  are the nominal supply DC output voltage and effective output impedance of the power supply respectively. As an example, a  $R_{OUT}$  of 1 ohm would result in a 10V increment in  $V_z$  for a peak  $I_{ESD}$  of 10A.

To mitigate these effects, a high frequency bypass capacitor should be connected between the  $V_p$  pin of the ESD Protection Array and the ground plane. The value of this bypass capacitor should be chosen such that it will absorb the charge transferred by the ESD pulse with minimal change in  $V_p$ . Typically a value in the 0.1µF to 0.2µF range is adequate for

IEC-61000-4-2 level 4 contact discharge protection (8KV). For higher ESD voltages, the bypass capacitor should be increased accordingly. Ceramic chip capacitors mounted with short printed circuit board traces are good choices for this application. Electrolytic capacitors should be avoided as they have poor high frequency characteristics. For extra protection, connect a zener diode in parallel with the bypass capacitor to mitigate the effects of the parasitic series inductance inherent in the capacitor. The breakdown voltage of the zener diode should be slightly higher than the maximum supply voltage.

As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned above should be as close to the  $V_p$  pin of the Protection Array as possible, with minimum PCB trace lengths to the power supply and ground planes to minimize stray series inductance.




Figure 1.