

# 1. Electrical Specification

### 1-1 Test condition

Varistor voltage	In = 1 mA DC
Leakage current	Vdc = 18V DC
Maximum clamping voltage	Ic = 1 A
Rated peak single pulse transient current	8 / 20 $\mu s$ waveform, +/- each 1 time induce
Capacitance	<b>10/1000</b> μs <b>waveform</b>
Insulation resistance after reflow soldering	f = 1MHz, Vrms = 0.5 V
Reflow soldering condition	Soldering paste : Tamura (Japan) RMA-20-21L Stencil : SUS, 120  µm thickness Pad size : 0.5 (Width) x 0.6 (Length) 0.5 (Distance between pads) Soldering profile : 260±5 °C, 5 sec.

## 1-2 Electrical specification

Maximum allowable continuous DC voltage	18	V	
trigger voltage / Varistor voltage / breakdown voltage	60-80	V	
Maximum clamping voltage	130	V	Maximum
Rated peak single pulse transient current	1	А	Maximum
Nonlinearity coefficient	> 12		
Leakage current at continuous DC voltage	< 0.1	μA	
Response time	< 0.5	ns	
Varistor voltage temperature coefficient	< 0.05	<b>%/℃</b>	
Capacitance measured at 1MHz	5	pF	Typical
Capacitance tolerance	-50 to +50	%	
Insulation resistance after reflow soldering on PCB	> 10	$\mathbf{M} \Omega$	
Operating ambient temperature	-55 to +125	°C	
Storage temperature	-55 to +125	°C	



# 1-3 Reliability testing procedures

Reliability parameter	Test	Test methods and remarks	Test requirement
Pulse current	Imax	IEC 1051-1, Test 4.5.	d $ Vn /Vn \le 10\%$
capability	<b>8/20</b> μs	10 pulses in the same direction at 2 pulses per minute at maximum peak current	no visible damage
Electrostatic	ESD	<u>IEC 1000-4-2</u>	d $ Vn /Vn \le 10\%$
discharge capability	C=150 pF, R=330 Ω	Each 10 times in positive/negative direction in 10 sec at 8KV contact discharge (Level 4)	no visible damage
Environmenta I reliability	Thermal shock	<u>IEC 68-2-14</u>	d   Vn   /Vn ≤ 5%
		Condition for 1 cycle Step 1 : Min. –40℃, 30±3 min. Step 2 : Max. +125℃, 30±3 min.	no visible damage
		Number of cycles: 30 times	
	Low temperature	<u>IEC 68-2-1</u>	d $ Vn /Vn \le 5\%$
		Place the chip at $-40\pm5$ °C for $1000\pm$ 12hrs. Remove and place for $24\pm$ 2hrs at room temp. condition, then measure	no visible damage
	High temperature	<u>IEC 68-2-2</u>	d $ Vn /Vn \le 5\%$
		Place the chip at $125\pm5$ °C for $1000\pm$ 24hrs. Remove and place for $24\pm2$ hrs at room temp. condition, then measure	no visible damage
	Heat resistance	IEC 68-2-3	d   Vn   /Vn ≤ 5%
		Apply the rated voltage for $1000 \pm 48$ hrs at $85 \pm 3$ °C. Remove and place for $24 \pm 2$ hrs at room temp. condition, then measure	no visible damage
	Humidity	<u>IEC 68-2-30</u>	d $ Vn /Vn \le 10\%$
	resistance	Place the chip at $40 \pm 2^{\circ}$ and 90 to 95% humidity for $1000 \pm 24$ hrs. Remove and place for $24 \pm 2$ hrs at room temp. condition, then measure	no visible damage
	Pressure cooker	Place the chip at 2 atm, 120 $^\circ\!{ m C}$ , 85%RH	d   Vn   /Vn ≤ 10%
	test	for 60 hrs. Remove and place for $24 \pm$ 2hrs at room temp. condition, then measure	no visible damage
	Operating life	Apply the rated voltage for 1000±48hrs at 125±3℃. Remove and place for 24± 2hrs at room temp. condition, then measure	d│Vn│/Vn≤10% no visible damage




# PESD1821L005

Mechanical Reliability	Solderability	<u>IEC 68-2-58</u> Solder bath method, 230±5℃, 2s	At least 95% of terminal electrode is covered by new solder
	Resistance to	IEC 68-2-58	d $ Vn /Vn \le 5\%$
soldering heat		Solder bath method, 260±5℃, 10±0.5s, 270±5℃, 3±0.5s	no visible damage
	Bending strength	<u>IEC 68-2-21</u>	d   Vn   /Vn ≤ 5%
		Warp:2mm, Speed:0.5mm/sec, Duration: 10sec. The measurement shall be made with board in the bent position	no visible damage
	Adhesive strength	<u>IEC 68-2-22</u>	Strength>10 N
		Applied force on SMD chip by fracture from PCB	no visible damage

## 2. Material Specification

Body	ZnO based ceramics
Internal electrode	Silver – Palladium
External electrode	Silver – Nickel – Tin
Thickness of Ni/Sn plating layer	Nickel > 1 $\mu$ m, Tin > 2 $\mu$ m

## 3. Dimension Specification



Size	L(mm)	W(mm)	T(mm)	M(mm)
0201	$0.6 \pm 0.03$	$0.3 \pm 0.03$	≤ 0.3	$0.15 \pm 0.05$


## 4. Soldering Recommendations

## 4-1 Soldering profile




# PESD1821L005

### 4-1-1 Pb free solder paste



#### 4-1-2 Repair soldering

- Allowable time and temperature for making correction with a soldering iron : 350  $\pm$  10  $^{\circ}$ C, 3 sec.
- Optimum solder amount when corrections are made using a soldering iron




### 4-2 Soldering guidelines

- Our chip varistors are designed for reflow soldering only. Do not use flow soldering
- Use non-activated flux (CI content 0.2% max.)
- Follow the recommended soldering conditions to avoid varistor damage.

### 4-3 Solder pad layout





## 5. Storage condition

- Storage environment must be at an ambient temperature of 25~35  $\,^\circ\!\!\mathbb{C}\,$  and an ambient humidity of 40~60 % RH
- Chip varistors can experience degradation of termination solderability when subjected to high temperature of humidity, or if exposed to sulfur or chlorine gases.
- Avoid mechanical shock (ex. Falling) to the chip varistor to prevent mechanical cracking inside of the ceramic dielectric due to its own weight.
- Use chips within 6 months.

If 6 months of more have elapsed, check solderability before use.-

## 6. Description about package label

#### Qunatity : 10,000 pcs

- Quantity of shipping chip varistor

Shanghai Leiditech Electronic Co.,Ltd Email: sale1@leiditech.com Tel : +86- 021 50828806 Fax : +86- 021 50477059