

# PIC12F508/509/16F505 Data Sheet

8/14-Pin, 8-Bit Flash Microcontrollers

© 2009 Microchip Technology Inc.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC<sup>32</sup> logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



### QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



### 8/14-Pin, 8-Bit Flash Microcontrollers

#### **Devices Included In This Data Sheet:**

• PIC12F508 • PIC12F509 • PIC16F505

### High-Performance RISC CPU:

- Only 33 Single-Word Instructions to Learn
- All Single-Cycle Instructions Except for Program Branches, which are Two-Cycle
- 12-Bit Wide Instructions
- 2-Level Deep Hardware Stack
- Direct, Indirect and Relative Addressing modes for Data and Instructions
- 8-Bit Wide Data Path
- 8 Special Function Hardware Registers
- Operating Speed:
  - DC 20 MHz clock input (PIC16F505 only)
  - DC 200 ns instruction cycle (PIC16F505 only)
  - DC 4 MHz clock input
  - DC 1000 ns instruction cycle

#### **Special Microcontroller Features:**

- 4 MHz Precision Internal Oscillator:
- Factory calibrated to ±1%
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit Debugging (ICD) Support
- Power-On Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT) with Dedicated On-Chip RC Oscillator for Reliable Operation
- Programmable Code Protection
- Multiplexed MCLR Input Pin
- Internal Weak Pull-Ups on I/O Pins
- Power-Saving Sleep mode
- Wake-Wp from Sleep on Pin Change
- Selectable Oscillator Options:
  - INTRC: 4 MHz precision Internal oscillator
  - EXTRC: External low-cost RC oscillator
  - XT: Standard crystal/resonator
  - HS: High-speed crystal/resonator (PIC16F505 only)
  - LP: Power-saving, low-frequency crystal
  - EC: High-speed external clock input (PIC16F505 only)

#### Low-Power Features/CMOS Technology:

- Operating Current:
  - < 175 μA @ 2V, 4 MHz, typical
- Standby Current:
  - 100 nA @ 2V, typical
- Low-Power, High-Speed Flash Technology:
  - 100,000 Flash endurance
  - > 40 year retention
- Fully Static Design
- Wide Operating Voltage Range: 2.0V to 5.5V
- Wide Temperature Range:
  - Industrial: -40°C to +85°C
  - Extended: -40°C to +125°C


#### Peripheral Features (PIC12F508/509):

- 6 I/O Pins:
  - 5 I/O pins with individual direction control
  - 1 input only pin
  - High current sink/source for direct LED drive
  - Wake-on-change
  - Weak pull-ups
- 8-Bit Real-Time Clock/Counter (TMR0) with 8-Bit Programmable Prescaler


#### Peripheral Features (PIC16F505):

- 12 I/O Pins:
  - 11 I/O pins with individual direction control
  - 1 input only pin
  - High current sink/source for direct LED drive
  - Wake-on-change
  - Weak pull-ups
- 8-Bit Real-Time Clock/Counter (TMR0) with 8-Bit Programmable Prescaler

#### Pin Diagrams



### PIC16F505 16-Pin Diagram (QFN)



Device	Program Memory	Data Memory	I/O	Timers	
Device	Flash (words)	SRAM (bytes)	1/0	8-bit	
PIC12F508	512	25	6	1	
PIC12F509	1024	41	6	1	
PIC16F505	1024	72	12	1	

#### **Table of Contents**

1.0	General Description	. 7
2.0	General Description PIC12F508/509/16F505 Device Varieties	. 9
3.0	Architectural Overview	11
4.0	Memory Organization	17
5.0	I/O Port	31
6.0	Timer0 Module and TMR0 Register	
7.0	Special Features Of The CPU	41
8.0	Instruction Set Summary Development Support	57
9.0	Development Support	65
10.0	Electrical Characteristics	69
11.0	DC and AC Characteristics Graphs and Charts	81
12.0	Packaging Information	91
Index	1	05
Tho N	Aicrochin Web Site	07
Custo	mer Change Notification Service	07
Custo	mer Support	07
Read	er Response	80
Produ	ict Identification System	09

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

#### 1.0 GENERAL DESCRIPTION

The PIC12F508/509/16F505 devices from Microchip Technology are low-cost, high-performance, 8-bit, fully-static, Flash-based CMOS microcontrollers. They employ a RISC architecture with only 33 single-word/ single-cycle instructions. All instructions are single cycle (200 µs) except for program branches, which take two cycles. The PIC12F508/509/16F505 devices deliver performance an order of magnitude higher than their competitors in the same price category. The 12-bit wide instructions are highly symmetrical, resulting in a typical 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC12F508/509/16F505 products are equipped with special features that reduce system cost and power requirements. The Power-on Reset (POR) and Device Reset Timer (DRT) eliminate the need for external Reset circuitry. There are four oscillator configurations to choose from (six on the PIC16F505), including INTRC Internal Oscillator mode and the power-saving LP (Low-Power) Oscillator mode. Power-Saving Sleep mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The PIC12F508/509/16F505 devices are available in the cost-effective Flash programmable version, which is suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in Flash programmable microcontrollers, while benefiting from the Flash programmable flexibility.

The PIC12F508/509/16F505 products are supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a 'C' compiler, a low-cost development programmer and a full featured programmer. All the tools are supported on  $\text{IBM}^{\textcircled{B}}$  PC and compatible machines.

#### 1.1 Applications

The PIC12F508/509/16F505 devices fit in applications ranging from personal care appliances and security systems to low-power remote transmitters/receivers. The Flash technology makes customizing application programs (transmitter codes, appliance settings, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make these microcontrollers perfect for applications with space limitations. Low cost, low power, high performance, ease-of-use and I/O flexibility make the PIC12F508/509/16F505 devices very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, logic and PLDs in larger systems and coprocessor applications).

		PIC12F508	PIC12F509	PIC16F505
Clock	Maximum Frequency of Operation (MHz)	4	4	20
Memory	Flash Program Memory (words)	512	1024	1024
	Data Memory (bytes)	25	41	72
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0
	Wake-up from Sleep on Pin Change	Yes	Yes	Yes
Features	I/O Pins	5	5	11
	Input Pins	1	1	1
	Internal Pull-ups	Yes	Yes	Yes
	In-Circuit Serial Programming	Yes	Yes	Yes
	Number of Instructions	33	33	33
	Packages	8-pin PDIP, SOIC, MSOP, DFN	8-pin PDIP, SOIC, MSOP, DFN	14-pin PDIP, SOIC, TSSOP

#### TABLE 1-1: PIC12F508/509/16F505 DEVICES

The PIC12F508/509/16F505 devices have Power-on Reset, selectable Watchdog Timer, selectable code-protect, high I/O current capability and precision internal oscillator.

The PIC12F508/509/16F505 devices use serial programming with data pin RB0/GP0 and clock pin RB1/GP1.

NOTES:

#### 2.0 PIC12F508/509/16F505 DEVICE VARIETIES

A variety of packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC12F508/509/16F505 Product Identification System at the back of this data sheet to specify the correct part number.

#### 2.1 Quick Turn Programming (QTP) Devices

Microchip offers a QTP programming service for factory production orders. This service is made available for users who choose not to program medium-to-high quantity units and whose code patterns have stabilized. The devices are identical to the Flash devices but with all Flash locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

#### 2.2 Serialized Quick Turn Programming<sup>SM</sup> (SQTP<sup>SM</sup>) Devices

Microchip offers a unique programming service, where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry code, password or ID number.

NOTES:

### 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC12F508/509/16F505 devices can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC12F508/509/16F505 devices use a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architectures where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12 bits wide, making it possible to have all single-word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (200 ns @ 20 MHz, 1 µs @ 4 MHz) except for program branches.

Table 3-1 below lists program memory (Flash) and data memory (RAM) for the PIC12F508/509/16F505 devices.

TABLE 3-1: PIC12F508/509/16F505 MEMORY

Device	Memory					
Device	Program	Data				
PIC12F508	512 x 12	25 x 8				
PIC12F509	1024 x 12	41 x 8				
PIC16F505	1024 x 12	72 x 8				

The PIC12F508/509/16F505 devices can directly or indirectly address its register files and data memory. All Special Function Registers (SFR), including the PC, are mapped in the data memory. The PIC12F508/509/16F505 devices have a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation, on any register, using any addressing mode. This symmetrical nature and lack of "special optimal situations" make programming with the PIC12F508/509/16F505 devices simple, yet efficient. In addition, the learning curve is reduced significantly.

The PIC12F508/509/16F505 devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.


The ALU is 8 bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, one operand is typically the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC) and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.


Simplified block diagrams are shown in Figure 3-1 and Figure 3-2, with the corresponding pin described in Table 3-2 and Table 3-3.





Name	Function	Input Type	Output Type	Description
GP0/ICSPDAT	GP0	TTL	CMOS	Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
	ICSPDAT	ST	CMOS	In-Circuit Serial Programming™ data pin.
GP1/ICSPCLK	GP1	TTL	CMOS	Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
	ICSPCLK	ST	CMOS	In-Circuit Serial Programming clock pin.
GP2/T0CKI	GP2	TTL	CMOS	Bidirectional I/O pin.
	T0CKI	ST	_	Clock input to TMR0.
GP3/MCLR/Vpp	GP3	TTL	—	Input pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
	MCLR	ST	_	Master Clear (Reset). When configured as $\overline{MCLR}$ , this pin is an active-low Reset to the device. Voltage on $\overline{MCLR}$ /VPP must not exceed VDD during normal device operation or the device will enter Programming mode. Weak pull-up always on if configured as MCLR.
	Vpp	ΗV	_	Programming voltage input.
GP4/OSC2	GP4	TTL	CMOS	Bidirectional I/O pin.
	OSC2	_	XTAL	Oscillator crystal output. Connections to crystal or resonator in Crystal Oscillator mode (XT and LP modes only, GPIO in other modes).
GP5/OSC1/CLKIN	GP5	TTL	CMOS	Bidirectional I/O pin.
	OSC1	XTAL	_	Oscillator crystal input.
	CLKIN	ST	_	External clock source input.
Vdd	Vdd		Р	Positive supply for logic and I/O pins.
Vss	Vss		Р	Ground reference for logic and I/O pins.

**Legend:** I = Input, O = Output, I/O = Input/Output, P = Power, — = Not used, TTL = TTL input, ST = Schmitt Trigger input, HV = High Voltage



Name	Function	Input Type	Output Type	Description
RB0/ICSPDAT	RB0	TTL	CMOS	Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
	ICSPDAT	ST	CMOS	In-Circuit Serial Programming™ data pin.
RB1/ICSPCLK	RB1	TTL	CMOS	Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
	ICSPCLK	ST	CMOS	In-Circuit Serial Programming clock pin.
RB2	RB2	TTL	CMOS	Bidirectional I/O pin.
RB3/MCLR/Vpp	RB3	TTL	—	Input port. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
	MCLR	ST	_	Master Clear (Reset). When configured as $\overline{\text{MCLR}}$ , this pin is an active-low Reset to the device. Voltage on $\overline{\text{MCLR}}$ /VPP must not exceed VDD during normal device operation or the device will enter Programming mode. Weak pull-up always on if configured as MCLR.
	Vpp	ΗV	—	Programming voltage input.
RB4/OSC2/CLKOUT	RB4	TTL	CMOS	Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
	OSC2	_	XTAL	Oscillator crystal output. Connections to crystal or resonator in Crystal Oscillator mode (XT, HS and LP modes only).
	CLKOUT	_	CMOS	In EXTRC and INTRC modes, the pin output can be configured for CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RB5/OSC1/CLKIN	RB5	TTL	CMOS	Bidirectional I/O pin.
	OSC1	XTAL		Crystal input.
	CLKIN	ST		External clock source input.
RC0	RC0	TTL	CMOS	Bidirectional I/O pin.
RC1	RC1	TTL	CMOS	Bidirectional I/O pin.
RC2	RC2	TTL	CMOS	Bidirectional I/O pin.
RC3	RC3	TTL	CMOS	Bidirectional I/O pin.
RC4	RC4	TTL	CMOS	Bidirectional I/O pin.
RC5/T0CKI	RC5	TTL	CMOS	Bidirectional I/O pin.
	TOCKI	ST	—	Clock input to TMR0.
Vdd	Vdd	_	Р	Positive supply for logic and I/O pins.
Vss	Vss	_	Р	Ground reference for logic and I/O pins.

TABLE 3-3:	<b>PIC16F505 PINOUT DESCRIPTION</b>

**Legend:** I = Input, O = Output, I/O = Input/Output, P = Power, — = Not used, TTL = TTL input, ST = Schmitt Trigger input, HV = High Voltage

### 3.1 Clocking Scheme/Instruction Cycle


The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the PC is incremented every Q1 and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-3 and Example 3-1.

#### 3.2 Instruction Flow/Pipelining

An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the PC to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the PC incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



#### FIGURE 3-3: CLOCK/INSTRUCTION CYCLE

#### EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

#### 4.0 MEMORY ORGANIZATION

The PIC12F508/509/16F505 memories are organized into program memory and data memory. For devices with more than 512 bytes of program memory, a paging scheme is used. Program memory pages are accessed using one STATUS register bit. For the PIC12F509 and PIC16F505, with data memory register files of more than 32 registers, a banking scheme is used. Data memory banks are accessed using the File Select Register (FSR).


### 4.1 Program Memory Organization for the PIC12F508/509

The PIC12F508 device has a 10-bit Program Counter (PC) and PIC12F509 has a 11-bit Program Counter (PC) capable of addressing a 2K x 12 program memory space.

Only the first 512 x 12 (0000h-01FFh) for the PIC12F508, and 1K x 12 (0000h-03FFh) for the PIC12F509 are physically implemented (see Figure 4-1). Accessing a location above these boundaries will cause a wrap-around within the first 512 x 12 space (PIC12F508) or 1K x 12 space (PIC12F509). The effective Reset vector is a 0000h (see Figure 4-1). Location 01FFh (PIC12F508) and location 03FFh (PIC12F509) contain the internal clock oscillator calibration value. This value should never be overwritten.

#### FIGURE 4-1:

#### PROGRAM MEMORY MAP AND STACK FOR THE PIC12F508/509




#### 4.2 Program Memory Organization For The PIC16F505

The PIC16F505 device has a 11-bit Program Counter (PC) capable of addressing a 2K x 12 program memory space.

The 1K x 12 (0000h-03FFh) for the PIC16F505 are physically implemented. Refer to Figure 4-2. Accessing a location above this boundary will cause a wrap-around within the first 1K x 12 space. The effective Reset vector is at 0000h (see Figure 4-2). Location 03FFh contains the internal oscillator calibration value. This value should never be overwritten.

#### FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR THE PIC16F505



#### 4.3 Data Memory Organization

Data memory is composed of registers or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers (SFR) and General Purpose Registers (GPR).

The Special Function Registers include the TMR0 register, the Program Counter (PCL), the STATUS register, the I/O registers (ports) and the File Select Register (FSR). In addition, Special Function Registers are used to control the I/O port configuration and prescaler options.


The General Purpose Registers are used for data and control information under command of the instructions.

For the PIC12F508/509, the register file is composed of 7 Special Function Registers, 9 General Purpose Registers and 16 or 32 General Purpose Registers accessed by banking (see Figure 4-3 and Figure 4-4).


For the PIC16F505, the register file is composed of 8 Special Function Registers, 8 General Purpose Registers and 64 General Purpose Registers accessed by banking (Figure 4-5).

#### 4.3.1 GENERAL PURPOSE REGISTER FILE

The General Purpose Register file is accessed, either directly or indirectly, through the File Select Register (FSR). See Section 4.9 "Indirect Data Addressing: INDF and FSR Registers".



#### FIGURE 4-5: PIC16F505 REGISTER FILE MAP



#### 4.3.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The Special Function Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

TABLE 4-1:	SPECIAL FUNCTION REGISTER (SFR) SUMMARY (PIC12F508/509)
------------	---

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset <sup>(2)</sup>	Page #
00h	INDF	Uses Contents of FSR to Address Data Memory (not a physical register)						XXXX XXXX	28		
01h	TMR0	8-bit Real	I-Time C	lock/Cou	unter					xxxx xxxx	35
02h <sup>(1)</sup>	PCL	Low-order 8 bits of PC 1111 1							1111 1111	27	
03h	STATUS	GPWUF	_	PA0 <sup>(5)</sup>	TO	PD	Z	DC	С	0-01 1xxx <b>(3)</b>	22
04h	FSR	Indirect Data Memory Address Pointer							111x xxxx	28	
04h <sup>(4)</sup>	FSR	Indirect D	Indirect Data Memory Address Pointer							110x xxxx	28
05h	OSCCAL	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	—	1111 111-	26
06h	GPIO	—	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	31
N/A	TRISGPIO	_	_	I/O Control Register					11 1111	31	
N/A	OPTION	GPWU	GPPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	24

Legend: -= unimplemented, read as '0', x = unknown, u = unchanged, q = value depends on condition.

**Note 1:** The upper byte of the Program Counter is not directly accessible. See **Section 4.7** "**Program Counter**" for an explanation of how to access these bits.

- 2: Other (non Power-up) Resets include external Reset through MCLR, Watchdog Timer and wake-up on pin change Reset.
- 3: If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.

4: PIC12F509 only.

5: This bit is used on the PIC12F509. For code compatibility do not use this bit on the PIC12F508.

					•			•			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset <sup>(2)</sup>	Page #
00h	INDF	Uses Cor register)	ntents of	FSR to A	Address I	Data Mem	ory (not a	physic	al	XXXX XXXX	28
01h	TMR0	8-bit Rea	I-Time C	lock/Cou	nter					xxxx xxxx	35
02h <sup>(1)</sup>	PCL	Low-orde	er 8 bits c	of PC						1111 1111	27
03h	STATUS	RBWUF		PA0	TO	PD	Z	DC	С	0-01 1xxx	22
04h	FSR	Indirect D	Data Men	nory Add	ress Poir	nter				100x xxxx	28
05h	OSCCAL	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0		1111 111-	26
06h	PORTB	—		RB5	RB4	RB3	RB2	RB1	RB0	xx xxxx	31
07h	PORTC	—	—	RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	31
N/A	TRISB	—		I/O Cont	trol Regis	ster				11 1111	31
N/A	TRISC	—		I/O Control Register					11 1111	31	
N/A	OPTION	RBWU	RBPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	25

TABLE 4-2:	SPECIAL FUNCTION REGISTER (SFR) SUMMARY (PIC16F505)
------------	---

**Legend:** -= unimplemented, read as '0', x = unknown, u = unchanged, q = value depends on condition. **Note 1:** If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.

Other (non Power-up) Resets include external reset through MCLR, Watchdog Timer and wake-up on pin change Reset.

#### 4.4 STATUS Register

This register contains the arithmetic status of the ALU, the Reset status and the page preselect bit.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

Therefore, it is recommended that only BCF, BSF and MOVWF instructions be used to alter the STATUS register. These instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions which do affect Status bits, see **Section 8.0 "Instruction Set Summary"**.

#### REGISTER 4-1: STATUS REGISTER (ADDRESS: 03h) (PIC12F508/509)

R/W-0	R/W-0	R/W-0	D 1	D 1	R/W-x	R/W-x	R/W-x
	R/VV-0		R-1 TO	R-1	T		
GPWUF bit 7	—	PA0	10	PD	Z	DC	C
							bit (
Legend:							
R = Readable	bit \	N = Writable b	it	U = Unimplen	nented bit, read as	s 'O'	
-n = Value at P	OR '	1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	wn
bit 7	<b>GPWUF:</b> GPIO R 1 = Reset due to 0 = After power-u	wake-up from		hange			
bit 6	Reserved: Do no	ot use					
bit 5	Ũ	h-3FFh) h-1FFh) 2 bytes. t as a general	purpose read/v		es which do not us with future produc		age preselect is
bit 4	<b>TO</b> : Time-Out bit 1 = After power-u 0 = A WDT time-		struction, or SL	EEP instruction			
bit 3	<ul> <li>PD: Power-Down bit</li> <li>1 = After power-up or by the CLRWDT instruction</li> <li>0 = By execution of the SLEEP instruction</li> </ul>						
bit 2	<ul> <li>Z: Zero bit</li> <li>1 = The result of an arithmetic or logic operation is zero</li> <li>0 = The result of an arithmetic or logic operation is not zero</li> </ul>						
bit 1	<pre>DC: Digit Carry/Borrow bit (for ADDWF and SUBWF instructions) ADDWF: 1 = A carry from the 4th low-order bit of the result occurred 0 = A carry from the 4th low-order bit of the result did not occur SUBWF: 1 = A borrow from the 4th low-order bit of the result did not occur 0 = A borrow from the 4th low-order bit of the result did not occur 0 = A borrow from the 4th low-order bit of the result did not occur</pre>						
bit 0	<b>C</b> : Carry/Borrow I <u>ADDWF :</u> 1 = A carry occur 0 = A carry did no	red	SUBWF and RR <u>SUBWF :</u> 1 = A borrow d 0 = A borrow o	d not occur	RRF <u>or</u> RLF:	or MSb, respecti	vely

Note 1: This bit is used on the PIC12F509. For code compatibility do not use this bit on the PIC12F508.

R/W-0	R/W-0	R/W-0	、 R-1	R-1	, R/W-x	R/W-x	R/W-x			
RBWUF	N/W-0		TO	PD	Z	-				
bit 7		PA0	10	PD	Z	DC	C			
							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpl	emented bit, read	d as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is c		x = Bit is unkr	nown			
bit 7	RBWUF: POF	RTB Reset bit								
		e to wake-up fro		pin change						
	•	er-up or other f	Reset							
bit 6	Reserved: Do not use									
bit 5	-	n Page Presele	Ct Dits							
	1 = Page 1 (2 0 = Page 0 (0									
	Each page is									
					devices which d					
	·		ed, since this	may affect up	ward compatibili	ty with future pi	roducts.			
bit 4	TO: Time-Out									
		er-up, CLRWDT		r sleep instr	uction					
bit 3	PD: Power-Do									
	1 = After pow	er-up or by the	CLRWDT inst	ruction						
	0 = By execut	tion of the SLEI	EP instruction							
bit 2	Z: Zero bit									
		t of an arithmet								
h:+ 1		t of an arithmet								
bit 1		ry/Borrow bit (fe	JI ADDWF and	I SUBME INSU	ictions)					
		<u>ADDWF:</u> 1 = A carry from the 4th low-order bit of the result occurred								
	•	om the 4th low-								
	SUBWF:	· · · · · ·								
		from the 4th lov from the 4th lov								
bit 0		ow bit (for ADDI								
	ADDWF:	-	JBWF:		RRF OF RLF:					
	1 = A carry oc	curred 1	= A borrow d		Load bit with LS	b or MSb, respe	ectively			
	0 = A carry di	d not occur 0	= A borrow o	ccurred						

#### REGISTER 4-2: STATUS REGISTER (ADDRESS: 03h) (PIC16F505)

#### 4.5 **OPTION Register**

The OPTION register is a 8-bit wide, write-only register, which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of the W register will be transferred to the OPTION register. A Reset sets the OPTION<7:0> bits.

- Note: If TRIS bit is set to '0', the wake-up on change and pull-up functions are disabled for that pin (i.e., note that TRIS overrides Option control of GPPU/RBPU and GPWU/RBWU).
- If the TOCS bit is set to '1', it will override Note: the TRIS function on the T0CKI pin.

#### **REGISTER 4-3: OPTION REGISTER (PIC12F508/509)**

			•	,			
W-1	W-1	W-1	W-1	W-1	W-1	W-1	W-1
GPWU	GPPU	TOCS	TOSE	PSA	PS2	PS1	PS0
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 7	<ul> <li><b>GPWU:</b> Enable Wake-up on Pin Change bit (GP0, GP1, GP3)</li> <li>1 = Disabled</li> <li>0 = Enabled</li> </ul>						
bit 6	<b>GPPU</b> : Enabl 1 = Disabled 0 = Enabled	e Weak Pull-up	os bit (GP0, C	GP1, GP3)			
bit 5	<b>TOCS</b> : Timer0 Clock Source Select bit 1 = Transition on T0CKI pin (overrides TRIS on the T0CKI pin) 0 = Transition on internal instruction cycle clock, Fosc/4						
bit 4	<b>T0SE</b> : Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on the T0CKI pin 0 = Increment on low-to-high transition on the T0CKI pin						
bit 3	<b>PSA</b> : Prescaler Assignment bit 1 = Prescaler assigned to the WDT 0 = Prescaler assigned to Timer0						
L:L 0 0							

bit 2-0 PS<2:0>: Prescaler Rate Select bits

Bit Value	Timer0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4

010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1 : 128	1:64
111	1 : 256	1 : 128

W-1	W-1	VV-1	W-1	W-1	VV-1	W-1	W-1
RBWU	RBPU	TOCS	T0SE	PSA	PS2	PS1	PS0
oit 7	·						bi
Legend:							
R = Readal	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7		le Wake-up on	Pin Change	bit (RB0, RB1, I	RB3, RB4)		
	1 = Disabled 0 = Enabled						
bit 6		la Weak Pull-ur	s hit (RB0 R	B1, RB3, RB4)			
	1 = Disabled	le weak i ui-up					
	0 = Enabled						
bit 5	TOCS: Timer	0 clock Source	Select bit				
				IS on the TOCH	(I pin)		
		n on internal ins	-	clock, Fosc/4			
bit 4		) Source Edge					
		t on high-to-low t on low-to-high					
bit 3		ler Assignment		·			
		r assigned to th					
	0 = Prescaler	assigned to Ti	mer0				
bit 2-0	<b>PS&lt;2:0&gt;:</b> Pre	escaler Rate Se	elect bits				
	Bit	Value Timer0	Rate WDT R	late			
		000 1:2					
		001 1:4					
		011 1:1					
		LOO 1:3	-				
		LO1 1:6 L10 1:1					
		L10 1:1 L11 1:2					

#### REGISTER 4-4: OPTION REGISTER (PIC16F505)

#### 4.6 OSCCAL Register

The Oscillator Calibration (OSCCAL) register is used to calibrate the internal precision 4 MHz oscillator. It contains seven bits for calibration.

Note:	Erasing the device will also erase the pre-
	programmed internal calibration value for
	the internal oscillator. The calibration
	value must be read prior to erasing the
	part so it can be reprogrammed correctly
	later.

After you move in the calibration constant, do not change the value. See Section 7.2.5 "Internal 4 MHz RC Oscillator".

#### REGISTER 4-5: OSCCAL REGISTER (ADDRESS: 05h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0
CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	_
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimpler	nented bit, read	l as '0'		
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7-1 CAL<6:0>: Oscillator Calibration bits 011111 = Maximum frequency							

#### 4.7 **Program Counter**

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.


For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The Program Counter (PCL) is mapped to PC<7:0>. Bit 5 of the STATUS register provides page information to bit 9 of the PC (Figure 4-6).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-6).

Instructions where the PCL is the destination, or modify PCL instructions, include MOVWF PC, ADDWF PC and BSF PC, 5.

Note: Because PC<8> is cleared in the CALL instruction or any modify PCL instruction, all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

#### FIGURE 4-6: LOADING OF PC BRANCH INSTRUCTIONS



#### 4.7.1 EFFECTS OF RESET

The PC is set upon a Reset, which means that the PC addresses the last location in the last page (i.e., the oscillator calibration instruction). After executing MOVLW XX, the PC will roll over to location 00h and begin executing user code.

The STATUS register page preselect bits are cleared upon a Reset, which means that page 0 is pre-selected.

Therefore, upon a Reset, a GOTO instruction will automatically cause the program to jump to page 0 until the value of the page bits is altered.

#### 4.8 Stack

The PIC12F508/509/16F505 devices have a 2-deep, 12-bit wide hardware PUSH/POP stack.

A CALL instruction will PUSH the current value of Stack 1 into Stack 2 and then PUSH the current PC value, incremented by one, into Stack Level 1. If more than two sequential CALLs are executed, only the most recent two return addresses are stored.

A RETLW instruction will POP the contents of Stack Level 1 into the PC and then copy Stack Level 2 contents into Stack Level 1. If more than two sequential RETLWS are executed, the stack will be filled with the address previously stored in Stack Level 2. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

Note 1:	There are no Status bits to indicate stack					
	overflows or stack underflow conditions.					
2:	There	are	no	instruction	mnemonics	

called PUSH or POP. These are actions that occur from the execution of the CALL and RETLW instructions.

#### 4.9 Indirect Data Addressing: INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

#### 4.9.1 INDIRECT ADDRESSING

- Register file 07 contains the value 10h
- Register file 08 contains the value 0Ah
- Load the value 07 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 08)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected).

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 4-1.

#### EXAMPLE 4-1: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

NEXT	MOVLW MOVWF CLRF INCF BTFSC GOTO	0x10 FSR INDF FSR,F FSR,4 NEXT	;initialize pointer ;to RAM ;clear INDF ;register ;inc pointer ;all done? ;NO, clear next
CONTINU	JE		
	:		;YES, continue
	:		

The FSR is a 5-bit wide register. It is used in conjunction with the INDF register to indirectly address the data memory area.


The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh.


**PIC12F508** – Does not use banking. FSR <7:5> are unimplemented and read as '1's.

**PIC12F509** – Uses FSR<5>. Selects between bank 0 and bank 1. FSR<7:6> are unimplemented, read as '1'.

**PIC16F505** – Uses FSR<6:5>. Selects from bank 0 to bank 3. FSR<7> is unimplemented, read as '1'.

#### FIGURE 4-7: DIRECT/INDIRECT ADDRESSING (PIC12F508/509)





NOTES:

### 5.0 I/O PORT

As with any other register, the I/O register(s) can be written and read under program control. However, read instructions (e.g., MOVF PORTB, W) always read the I/O pins independent of the pin's Input/Output modes. On Reset, all I/O ports are defined as input (inputs are at high-impedance) since the I/O control registers are all set.

Note:	On the PIC12F508/509, I/O PORTB is ref-
	erenced as GPIO. On the PIC16F505, I/O
	PORTB is referenced as PORTB.

#### 5.1 PORTB/GPIO

PORTB/GPIO is an 8-bit I/O register. Only the loworder 6 bits are used (RB/GP<5:0>). Bits 7 and 6 are unimplemented and read as '0's. Please note that RB3/ GP3 is an input only pin. The Configuration Word can set several I/O's to alternate functions. When acting as alternate functions, the pins will read as '0' during a port read. Pins RB0/GP0, RB1/GP1, RB3/GP3 and RB4 can be configured with weak pull-ups and also for wake-up on change. The wake-up on change and weak pull-up functions are not pin selectable. If RB3/GP3/ MCLR is configured as MCLR, weak pull-up is always on and wake-up on change for this pin is not enabled.

#### 5.2 PORTC (PIC16F505 Only)

PORTC is an 8-bit I/O register. Only the low-order 6 bits are used (RC<5:0>). Bits 7 and 6 are unimplemented and read as '0's.

Note:	On power-up, TOCKI functionality is
	enabled in the OPTION register and must
	be disabled to allow RC5 to be used as
	general purpose I/O.

#### 5.3 TRIS Registers

The Output Driver Control register is loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a High-Impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. The exceptions are RB3/GP3, which is input only and the TOCKI pin, which may be controlled by the OPTION register. See Register 4-3 and Register 4-4.

Note:	A read of the ports reads the pins, not the
	output data latches. That is, if an output
	driver on a pin is enabled and driven high,
	but the external system is holding it low, a
	read of the port will indicate that the pin is
	low.


The TRIS registers are "write-only" and are set (output drivers disabled) upon Reset.

#### 5.4 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 5-2. All port pins, except RB3/GP3 which is input only, may be used for both input and output operations. For input operations, these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF PORTB, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except RB3/GP3) can be programmed individually as input or output.

FIGURE 5-1:

#### PIC12F508/509/16F505 EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN



#### TABLE 5-1:SUMMARY OF PORT REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
N/A	TRISGPIO <sup>(1)</sup>	-	_	I/O Control Register						11 1111	11 1111
N/A	TRISB <sup>(2)</sup>	—	_	I/O Contr	I/O Control Register						11 1111
N/A	TRISC <sup>(2)</sup>	_	_	I/O Control Register						11 1111	11 1111
N/A	OPTION <sup>(1)</sup>	GPWU	GPPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
N/A	OPTION <sup>(2)</sup>	RBWU	RBPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
03h	STATUS <sup>(1)</sup>	GPWUF	_	PAO TO PD Z DC C					0-01 1xxx	q00q quuu <sup>(3)</sup>	
03h	STATUS <sup>(2)</sup>	RBWUF	_	PAO	TO	PD	Z	DC	С	0-01 1xxx	q00q quuu <b>(3)</b>
06h	GPIO <sup>(1)</sup>	—	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	uu uuuu
06h	PORTB <sup>(2)</sup>	_	_	RB5	RB4	RB3	RB2	RB1	RB0	xx xxxx	uu uuuu
07h	PORTC <sup>(2)</sup>	_	_	RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	uu uuuu

**Legend:** Shaded cells are not used by Port registers, read as '0'. – = unimplemented, read as '0', x = unknown, u = unchanged, q = depends on condition.

Note 1: PIC12F508/509 only.

2: PIC16F505 only.

3: If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.

#### 5.5 I/O Programming Considerations

#### 5.5.1 BIDIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of PORTB/GPIO will cause all eight bits of PORTB/GPIO to be read into the CPU, bit 5 to be set and the PORTB/GPIO value to be written to the output latches. If another bit of PORTB/ GPIO is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the Input mode, no problem occurs. However, if bit 0 is switched into Output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential Read-Modify-Write instructions (e.g., BCF, BSF, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired OR", "wired AND"). The resulting high output currents may damage the chip.

#### EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT(e.g., PIC16F505)

;Initial PORTB Se ;PORTB<5:3> Input ;PORTB<2:0> Output	ts								
;;	PORTB latch	PORTB pins							
BCF PORTB, 4 MOVLW 007h;	;01 -ppp ;10 -ppp ;10 -ppp	11 pppp							
<ul> <li>Note 1: The user may have expected the pin values to be '00 pppp'. The 2nd BCF caused RB5 to be latched as the pin value (High).</li> </ul>									

#### 5.5.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction causes that file to be read into the CPU. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

#### Q1 | Q2 | Q3 | Q4 | PC + 1 PC + 3 This example shows a write to PORTB followed by a read from PORTB. PC Instruction Fetched MOVWF PORTB MOVF PORTB, W NOP NOP Data setup time = (0.25 TCY - TPD)where: TCY = instruction cycle RB<5.0> TPD = propagation delay Port pin written here Port pin sampled here Therefore, at higher clock frequencies, a write followed by a read may be problematic. Instruction Executed MOVWE PORTE MOVE PORTE W NOP (Write to PORTB) (Read PORTB)

#### FIGURE 5-2: SUCCESSIVE I/O OPERATION (PIC16F505 Shown)

NOTES:

#### 6.0 TIMER0 MODULE AND TMR0 REGISTER

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select:
- Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module.


Timer mode is selected by clearing the T0CS bit (OPTION<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to the TMR0 register.



Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The T0SE bit (OPTION<4>) determines the source edge. Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.1 "Using Timer0 with an External Clock".

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit, PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. **Section 6.2 "Prescaler"** details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 6-1.



#### FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

PC (Program Counter)	Q1 Q2 Q3 Q4 (PC – 1	, Q1 Q2 Q3 Q4 ↓ ↓	↓ Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4 PC + 3	Q1 Q2 Q3 Q4	, Q1 Q2 Q3 Q4 	Q1 Q2 Q3 Q4 (PC + 6)
nstruction Fetch		MOVWF TMR0	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	
Timer0 nstruction Executed	(то)	T0 + 1 χ	T0 + 2X	Read TMR0	NT0	Read TMR0	NT0 + 1) A Read TMR0	NT0 + 2

#### FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2

PC (Program Counter)	Q1 Q2 Q3 Q4 (	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4 (	Q1 Q2 Q3 Q4 (	Q1 Q2 Q3 Q4 (	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4 PC + 6
Instruction Fetch	, 1 1 1	MOVWF TMR0	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	
Timer0 Instruction Executed	(Υ	T0 + 1	Write TMR0	Read TMR0 reads NT0	NT0	Read TMR0 reads NT0	Read TMR0 reads NT0 + 1	NT0 + 1

#### TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
01h	TMR0	Timer0 –	Timer0 – 8-bit Real-Time Clock/Counter						xxxx xxxx	uuuu uuuu	
N/A	OPTION <sup>(1)</sup>	GPWU	GPPU	PPU TOCS TOSE PSA PS2 PS1 PS0						1111 1111	1111 1111
N/A	OPTION <sup>(2)</sup>	RBWU	RBPU	TOCS	TOCS TOSE PSA PS2 PS1 PS0						1111 1111
N/A	TRISGPIO <sup>(1), (3)</sup>	_	—	I/O Control Register					11 1111	11 1111	
N/A	TRISC <sup>(2), (3)</sup>	_	_	RC5	RC4	RC3	RC2	RC1	RC0	11 1111	11 1111

**Legend:** Shaded cells are not used by Timer0. – = unimplemented, x = unknown, u = unchanged.

Note 1: PIC12F508/509 only.

2: PIC16F505 only.

3: The TRIS of the T0CKI pin is overridden when T0CS = 1.

#### 6.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.


#### EXTERNAL CLOCK 6.1.1 **SYNCHRONIZATION**

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-4). Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 2 Tt0H) and low for at least 2 Tosc (and a small RC delay of 2 Tt0H). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4 Tosc (and a small RC delay of 4 Tt0H) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of Tt0H. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

#### TIMER0 INCREMENT DELAY 6.1.2

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-4 shows the delay from the external clock edge to the timer incrementing.



#### 6.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (see Section 7.6 "Watchdog Timer (WDT)"). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet.

Note:	The prescaler may be used by either the					
	Timer0 module or the WDT, but not both.					
	Thus, a prescaler assignment for the					
	Timer0 module means that there is no					
	prescaler for the WDT and vice versa.					

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a Reset, the prescaler contains all '0's.

#### 6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.


### EXAMPLE 6-1: CHANGING PRESCALER (TIMER0 $\rightarrow$ WDT)

	•	,
CLRWDT		;Clear WDT
CLRF	TMR0	;Clear TMR0 & Prescaler
MOVLW	`00xx1111'b	;These 3 lines (5, 6, 7)
OPTION		;are required only if
		;desired
CLRWDT		;PS<2:0> are 000 or 001
MOVLW	`00xx1xxx'b	;Set Postscaler to
OPTION		;desired WDT rate

To change the prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

EXAMPLE 6-2:	CHANGING PRESCALER		
	(WDT $\rightarrow$ TIMER0)		

CLRWDT	;Clear WDT and		
MOVLW 'xxxx0xxx'	;prescaler ;Select TMR0, new		
HOVEN AAAAAAAA	;prescale value and		
	;clock source		
OPTION			



NOTES:

# 7.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits that deal with the needs of real-time applications. The PIC12F508/509/16F505 microcontrollers have a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection. These features are:

- Oscillator Selection
- Reset:
  - Power-on Reset (POR)
  - Device Reset Timer (DRT)
  - Wake-up from Sleep on Pin Change
- Watchdog Timer (WDT)
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming<sup>™</sup>
- Clock Out

The PIC12F508/509/16F505 devices have a Watchdog Timer, which can be shut off only through Configuration bit WDTE. It runs off of its own RC oscillator for added reliability. If using HS (PIC16F505), XT or LP selectable oscillator options, there is always an 18 ms (nominal) delay provided by the Device Reset Timer (DRT), intended to keep the chip in Reset until the crystal oscillator is stable. If using INTRC or EXTRC, there is an 18 ms delay only on VDD power-up. With this timer on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-Down mode. The user can wake-up from Sleep through a change on input pins or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application, including an internal 4 MHz oscillator. The EXTRC oscillator option saves system cost while the LP crystal option saves power. A set of Configuration bits are used to select various options.

#### 7.1 Configuration Bits

The PIC12F508/509/16F505 Configuration Words consist of 12 bits. Configuration bits can be programmed to select various device configurations. Three bits are for the selection of the oscillator type; (two bits on the PIC12F508/509), one bit is the Watchdog Timer enable bit, one bit is the MCLR enable bit and one bit is for code protection (Register 7-1, Register 7-2).

#### REGISTER 7-1: CONFIGURATION WORD FOR PIC12F508/509<sup>(1)</sup>

		-	1	-						
	— —	—	—	—	_	MCLRE	CP	WDTE	FOSC1	FOSC0
bit 11									bit 0	
Legend:										
R = Read	dable bit	W = Writa	able bit		U = Unin	nplemented	d bit, rea	d as '0'		
-n = Valu	ie at POR	'1' = Bit is	s set		'0' = Bit i	s cleared		x = Bit is	unknown	
bit 11-5	Unimplemented:	Read as '0	,							
bit 4	MCLRE: GP3/MC	LR Pin Fur	nction Sel	ect bit						
	1 = GP3/MCLR pi				_					
	0 = GP3/MCLR pi	n function is	s digital ir	nput, MCLI	R internal	y tied to VI	DD			
bit 3	CP: Code Protecti	on bit								
	1 = Code protectio									
	0 = Code protectio	on on								
bit 2	WDTE: Watchdog	Timer Ena	ble bit							
	1 = WDT enabled									
	0 = WDT disabled									
bit 1-0	FOSC<1:0>: Osci									
	11 = EXTRC = external RC oscillator 10 = INTRC = internal RC oscillator									
10 = INTRC = Internal RC oscillator $01 = XT$ oscillator										
	00 = LP oscillator									
Note 1:	Refer to the "PIC	12F508/50	9 Memor	y Program	ming Spe	cifications"	(DS4122	27) to dete	ermine hov	v to
	<b>Note 1:</b> Refer to the " <i>PIC12F508/509 Memory Programming Specifications</i> " (DS41227) to determine how to access the Configuration Word. The Configuration Word is not user addressable during device operation.									

### **REGISTER 7-2:** CONFIGURATION WORD FOR PIC16F505<sup>(1)</sup>

—				MCLRE	CP	WDTE	FOSC2	FOSC1	FOSC0
bit 11		·	i						bit 0
Legend:									
R = Read	able bit	W = Writable b	t	U = Unimp	lemented	bit, read a	s '0'		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is o	cleared		x = Bit is ι	Inknown	
bit 11-6	Unimplemented	l: Read as 'o'							
bit 5	<b>MCLRE:</b> RB3/M0 1 = RB3/MCLR p 0 = RB3/MCLR p	oin function is $\overline{MC}$	LR	LR internally	tied to '	Vdd			
bit 4	<b>CP:</b> Code Protection bit 1 = Code protection off 0 = Code protection on								
bit 3	WDTE: Watchdo 1 = WDT enable 0 = WDT disable	d	bit						
bit 2-0	FOSC<1:0>: Osc 111 = External R 110 = External R 101 = Internal R 100 = Internal R 011 = EC oscilla 010 = HS oscilla 001 = XT oscillat 000 = LP oscillat	C oscillator/CLK C oscillator/RB4 C oscillator/CLK0 C oscillator/RB4 tor/RB4 function tor	OUT function function on R OUT function of function on R	RB4/OSC2/C on RB4/OSC B4/OSC2/CI	C2/CLKC	pin DUT pin			

**Note 1:** Refer to the "*PIC16F505 Memory Programming Specifications*" (DS41226) to determine how to access the Configuration Word. The Configuration Word is not user addressable during device operation.

#### 7.2 Oscillator Configurations

#### 7.2.1 OSCILLATOR TYPES

The PIC12F508/509/16F505 devices can be operated in up to six different oscillator modes. The user can program up to three Configuration bits (FOSC<1:0> [PIC12F508/509], FOSC<2:0> [PIC16F505]). To select one of these modes:

- LP: Low-Power Crystal
- XT: Crystal/Resonator
- HS: High-Speed Crystal/Resonator (PIC16F505 only)
- INTRC: Internal 4 MHz Oscillator
- EXTRC: External Resistor/Capacitor
- EC: External High-Speed Clock Input (PIC16F505 only)

### 7.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In HS (PIC16F505), XT or LP modes, a crystal or ceramic resonator is connected to the (GP5/RB5)/ OSC1/(CLKIN) and (GP4/RB4)/OSC2/(CLKOUT) pins to establish oscillation (Figure 7-1). The PIC12F508/ 509/16F505 oscillator designs require the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in HS (PIC16F505), XT or LP modes, the device can have an external clock source drive the (GP5/RB5)/OSC1/CLKIN pin (Figure 7-2). When the part is used in this fashion, the output drive levels on the OSC2 pin are very weak. This pin should be left open and unloaded. Also, when using this mode, the external clock should observe the frequency limits for the clock mode chosen (HS, XT or LP).

- Note 1: This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device.
  - 2: The user should verify that the device oscillator starts and performs as expected. Adjusting the loading capacitor values and/or the Oscillator mode may be required.





FIGURE 7-2:

EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)





Osc Type	Resonator Freq.	Cap. Range C1	Cap. Range C2		
XT	4.0 MHz	30 pF	30 pF		
HS <sup>(2)</sup>	16 MHz	10-47 pF	10-47 pF		
Note 1:	es are for design each resonator ics, the user sho or manufacturer values of extern S.	has its own ould consult for			
2:	PIC16F505 only.				

# TABLE 7-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR – PIC12F508/509/16F505<sup>(2)</sup>

Osc Type	Resonator Freq.	Cap. Range C1	Cap. Range C2		
LP	32 kHz <sup>(1)</sup>	15 pF	15 pF		
XT	200 kHz 1 MHz 4 MHz	47-68 pF 15 pF 15 pF	47-68 pF 15 pF 15 pF		
HS <sup>(3)</sup>	20 MHz	15-47 pF	15-47 pF		
Note 1:	For VDD > 4.5V, C1 = C2 $\approx$ 30 pF is recommended.				
2:	These values are for design guidance only. Rs may be required to avoid over- driving crystals with low drive level speci cation. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.				
3: PIC16F505 only.					

#### 7.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 7-3 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

#### FIGURE 7-3:

#### EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 7-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330  $\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.



#### EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



### 7.2.4 EXTERNAL RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit-to-unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used.


Figure 7-5 shows how the R/C combination is connected to the PIC12F508/509/16F505 devices. For REXT values below 3.0 k $\Omega$ , the oscillator operation may become unstable, or stop completely. For very high REXT values (e.g., 1 M $\Omega$ ), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping REXT between 5.0 k $\Omega$  and 100 k $\Omega$ .

Although the oscillator will operate with no external capacitor (CEXT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

**Section 10.0 "Electrical Characteristics"** shows RC frequency variation from part-to-part due to normal process variation. The variation is larger for larger values of R (since leakage current variation will affect RC frequency more for large R) and for smaller values of C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications section for variation of oscillator frequency due to VDD for given REXT/CEXT values, as well as frequency variation due to operating temperature for given R, C and VDD values.





#### 7.2.5 INTERNAL 4 MHz RC OSCILLATOR

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock at VDD = 5V and  $25^{\circ}C$ , (see **Section 10.0** "**Electrical Characteristics**" for information on variation over voltage and temperature).

In addition, a calibration instruction is programmed into the last address of memory, which contains the calibration value for the internal RC oscillator. This location is always uncode protected, regardless of the code-protect settings. This value is programmed as a MOVLW XX instruction where XX is the calibration value, and is placed at the Reset vector. This will load the W register with the calibration value upon Reset and the PC will then roll over to the users program at address 0x000. The user then has the option of writing the value to the OSCCAL Register (05h) or ignoring it.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency.

Note:	Erasing the device will also erase the pre-					
	programmed internal calibration value for					
	the internal oscillator. The calibration					
	value must be read prior to erasing the					
	part so it can be reprogrammed correctly					
	later.					

For the PIC12F508/509/16F505 devices, only bits <7:1> of OSCCAL are implemented. Bits CAL6-CAL0 are used for calibration. Adjusting CAL6-CAL0 from '0000000' to '1111111' changes the clock speed. See Register 4-5 for more information.

Note:	The 0 bit of OSCCAL is unimplemented					
	and should be written as '0' when					
	modifying OSCCAL for compatibility with					
	future devices.					

#### 7.3 Reset

The device differentiates between various kinds of Reset:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during Sleep
- WDT time-out Reset during normal operation
- WDT time-out Reset during Sleep
- Wake-up from Sleep on pin change

Some registers are not reset in any way, they are unknown on POR and unchanged in any other Reset. Most other registers are reset to "Reset state" on Power-on Reset (POR), MCLR, WDT or Wake-up on pin change Reset during normal operation. They are not affected by a WDT Reset during Sleep or MCLR Reset during Sleep, since these Resets are viewed as resumption of normal operation. The exceptions to this are TO, PD and RBWUF/GPWUF bits. They are set or cleared differently in different Reset situations. These bits are used in software to determine the nature of Reset. See Table 7-4 for a full description of Reset states of all registers.

Register	Address	Power-on Reset	MCLR Reset, WDT Time-out, Wake-up On Pin Change
W	_	qqqq qqqu <sup>(1)</sup>	qqqq qqqu <sup>(1)</sup>
INDF	00h	XXXX XXXX	uuuu uuuu
TMR0	01h	xxxx xxxx	uuuu uuuu
PC	02h	1111 1111	1111 1111
STATUS	03h	0001 1xxx	q00q quuu <b>(2), (3)</b>
FSR <sup>(4)</sup>	04h	110x xxxx	11uu uuuu
FSR <sup>(5)</sup>	04h	111x xxxx	111u uuuu
OSCCAL	05h	1111 111-	uuuu uuu-
GPIO	06h	xx xxxx	uu uuuu
OPTION	—	1111 1111	1111 1111
TRIS	—	11 1111	11 1111

#### TABLE 7-3: RESET CONDITIONS FOR REGISTERS – PIC12F508/509

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Note 1: Bits <7:2> of W register contain oscillator calibration values due to MOVLW XX instruction at top of memory.

2: See Table 7-5 for Reset value for specific conditions.

**3:** If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.

4: PIC12F509 only.

5: PIC12F508 only.

TMR0

STATUS

OSCCAL

PORTB

PORTC

OPTION

TRISB

TRISC

PC

FSR

TABLE 7-4: RESET CONDITIONS FOR REGISTERS – PIC16F505								
Register	Address	Power-on Reset	MCLR Reset, WDT Time-ou Wake-up On Pin Change					
W	—	qqqq qqqu(1)	qqqq qqqu <sup>(1)</sup>					
INDF	00h	XXXX XXXX	<u>uuuu</u> uuuu					

#### DECET CONDITIONS FOR DECISTERS DICACEEOE

01h

02h

03h

04h

05h

06h

07h

\_

\_

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

XXXX XXXX

1111 1111

0001 1xxx

100x xxxx

1111 111-

--xx xxxx

--xx xxxx

1111 1111

--11 1111

--11 1111

Note 1: Bits <7:2> of W register contain oscillator calibration values due to MOVLW XX instruction at top of memory.

- 2: See Table 7-5 for Reset value for specific conditions.
- 3: If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.

#### **TABLE 7-5**: **RESET CONDITION FOR SPECIAL REGISTERS**

	STATUS Addr: 03h	PCL Addr: 02h
Power-on Reset	0001 1xxx	1111 1111
MCLR Reset during normal operation	000u uuuu	1111 1111
MCLR Reset during Sleep	0001 Ouuu	1111 1111
WDT Reset during Sleep	0000 Ouuu	1111 1111
WDT Reset normal operation	0000 uuuu	1111 1111
Wake-up from Sleep on pin change	1001 Ouuu	1111 1111

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

WDT Time-out,

uuuu uuuu

1111 1111 q00q quuu**(2), (3)** 

1uuu uuuu

uuuu uuu-

--uu uuuu

--uu uuuu


1111 1111

--11 1111

--11 1111

### 7.3.1 MCLR ENABLE

This Configuration bit, when unprogrammed (left in the '1' state), enables the external MCLR function. When programmed, the MCLR function is tied to the internal VDD and the pin is assigned to be an input only. See Figure 7-6.



#### 7.4 Power-on Reset (POR)

The PIC12F508/509/16F505 devices incorporate an on-chip Power-on Reset (POR) circuitry, which provides an internal chip Reset for most power-up situations.

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the internal POR, program the (GP3/RB3)/MCLR/VPP pin as MCLR and tie through a resistor to VDD, or program the pin as (GP3/RB3). An internal weak pull-up resistor is implemented using a transistor (refer to Table 10-2 for the pull-up resistor ranges). This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See **Section 10.0 "Electrical Characteristics"** for details.

When the devices start normal operation (exit the Reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the devices must be held in Reset until the operating parameters are met.

A simplified block diagram of the on-chip Power-on Reset circuit is shown in Figure 7-7.

The Power-on Reset circuit and the Device Reset Timer (see **Section 7.5 "Device Reset Timer (DRT)**") circuit are closely related. On power-up, the Reset latch is set and the DRT is reset. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the Reset latch and thus end the on-chip Reset signal.


A power-up example where MCLR is held low is shown in Figure 7-8. VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of Reset TDRT msec after MCLR goes high.

In Figure 7-9, the on-chip Power-on Reset feature is being used (MCLR and VDD are tied together or the pin is programmed to be (GP3/RB3). The VDD is stable before the start-up timer times out and there is no problem in getting a proper Reset. However, Figure 7-10 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses that MCLR is high and when MCLR and VDD actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip may not function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 7-9).


Note:	When the devices start normal operation
	(exit the Reset condition), device operat-
	ing parameters (voltage, frequency, tem-
	perature, etc.) must be met to ensure
	operation. If these conditions are not met,
	the device must be held in Reset until the
	operating conditions are met.


For additional information, refer to Application Notes AN522 *"Power-Up Considerations"* (DS00522) and AN607 *"Power-up Trouble Shooting"* (DS00607).


#### FIGURE 7-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




#### FIGURE 7-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR PULLED LOW)









#### TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE **FIGURE 7-10:**

#### 7.5 Device Reset Timer (DRT)

On the PIC12F508/509/16F505 devices, the DRT runs any time the device is powered up. DRT runs from Reset and varies based on oscillator selection and Reset type (see Table 7-6).

The DRT operates on an internal RC oscillator. The processor is kept in Reset as long as the DRT is active. The DRT delay allows VDD to rise above VDD min. and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the devices in a Reset condition for approximately 18 ms after MCLR has reached a logic high (VIH MCLR) level. Programming (GP3/RB3)/MCLR/VPP as MCLR and using an external RC network connected to the MCLR input is not required in most cases. This allows savings in cost-sensitive and/or space restricted applications, as well as allowing the use of the (GP3/RB3)/MCLR/VPP pin as a general purpose input.

The Device Reset Time delays will vary from chip-tochip due to VDD, temperature and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out from Sleep. This is particularly important for applications using the WDT to wake from Sleep mode automatically.

Reset sources are POR, MCLR, WDT time-out and wake-up on pin change. See Section 7.9.2 "Wake-up from Sleep", Notes 1, 2 and 3.

### 7.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the external RC oscillator of the (GP5/RB5)/OSC1/CLKIN pin and the internal 4 MHz oscillator. This means that the WDT will run even if the main processor clock has been stopped, for example, by execution of a SLEEP instruction. During normal operation or Sleep, a WDT Reset or wake-up Reset, generates a device Reset.

The  $\overline{\text{TO}}$  bit (STATUS<4>) will be cleared upon a Watchdog Timer Reset.

The WDT can be permanently disabled by programming the configuration WDTE as a '0' (see **Section 7.1 "Configuration Bits"**). Refer to the PIC12F508/509/16F505 Programming Specifications to determine how to access the Configuration Word.

### TABLE 7-6:DRT (DEVICE RESET TIMER<br/>PERIOD)

Oscillator Configuration	POR Reset	Subsequent Resets
INTOSC, EXTRC	18 ms (typical)	10 μs (typical)
HS <sup>(1)</sup> , XT, LP	18 ms (typical)	18 ms (typical)
EC <sup>(1)</sup>	18 ms (typical)	10 μs (typical)

Note 1: PIC16F505 only.

#### 7.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

#### 7.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device Reset.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum Sleep time before a WDT wake-up Reset.






TABLE 7-7: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
N/A	OPTION <sup>(1)</sup>	GPWU	GPPU	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
N/A	OPTION <sup>(2)</sup>	RBWU	RBPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: Shaded boxes = Not used by Watchdog Timer. - = unimplemented, read as '0', u = unchanged.

**Note 1:** PIC12F508/509 only.

2: PIC16F505 only.

#### 7.7 Time-out Sequence, Power-down and <u>Wake-up</u> from Sleep Status Bits (TO, PD, GPWUF/RBWUF)

The  $\overline{\text{TO}}$ ,  $\overline{\text{PD}}$  and (GPWUF/RBWUF) bits in the STATUS register can be tested to determine if a Reset condition has been caused by a Power-up condition, a  $\overline{\text{MCLR}}$  or Watchdog Timer (WDT) Reset.

### TABLE 7-8: TO/PD/(GPWUF/RBWUF) STATUS AFTER RESET

GPWUF/ RBWUF	то	PD	Reset Caused By
0	0	0	WDT wake-up from Sleep
0	0	u	WDT time-out (not from Sleep)
0	1	0	MCLR wake-up from Sleep
0	1	1	Power-up
0	u	u	MCLR not during Sleep
1	1	0	Wake-up from Sleep on pin change

**Legend:** u = unchanged


Note 1: The TO, PD and GPWUF/RBWUF bits maintain their status (u) until a Reset occurs. A low-pulse on the MCLR input does not change the TO, PD and GPWUF/RBWUF Status bits.

#### 7.8 Reset on Brown-out


A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out.

To reset PIC12F508/509/16F505 devices when a brown-out occurs, external brown-out protection circuits may be built, as shown in Figure 7-12 and Figure 7-13.


#### FIGURE 7-12: BROWN-OUT PROTECTION CIRCUIT 1











#### 7.9 Power-down Mode (Sleep)

A device may be powered down (Sleep) and later powered up (wake-up from Sleep).

#### 7.9.1 SLEEP

The Power-Down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the TO bit (STATUS<4>) is set, the PD bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low or high-impedance).

**Note:** A Reset generated by a WDT time-out does not drive the MCLR pin low.

For lowest current consumption while powered down, the T0CKI input should be at VDD or Vss and the (GP3/RB3)/MCLR/VPP pin must be at a logic high level if MCLR is enabled.

#### 7.9.2 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- An external Reset input on (GP3/RB3)/MCLR/ VPP pin, when configured as MCLR.
- 2. A Watchdog Timer time-out Reset (if WDT was enabled).
- A change on input pin GP0/RB0, GP1/RB1, GP3/RB3 or RB4 when wake-up on change is enabled.

These events cause a device Reset. The  $\overline{TO}$ ,  $\overline{PD}$  and GPWUF/RBWUF bits can be used to determine the cause of device Reset. The  $\overline{TO}$  bit is cleared if a WDT time-out occurred (and caused wake-up). The  $\overline{PD}$  bit, which is set on power-up, is cleared when SLEEP is invoked. The GPWUF/RBWUF bit indicates a change in state while in Sleep at pins GP0/RB0, GP1/RB1, GP3/RB3 or RB4 (since the last file or bit operation on GP/RB port).

Note: Caution: Right before entering Sleep, read the input pins. When in Sleep, wakeup occurs when the values at the pins change from the state they were in at the last reading. If a wake-up on change occurs and the pins are not read before reentering Sleep, a wake-up will occur immediately even if no pins change while in Sleep mode.

The WDT is cleared when the device wakes from Sleep, regardless of the wake-up source.

#### 7.10 Program Verification/Code Protection

If the code protection bit has not been programmed, the on-chip program memory can be read out for verification purposes.

The first 64 locations and the last location (OSCCAL) can be read, regardless of the code protection bit setting.

The last memory location can be read regardless of the code protection bit setting on the PIC12F508/509/ 16F505 devices.

#### 7.11 ID Locations

Four memory locations are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify.

Use only the lower 4 bits of the ID locations and always program the upper 8 bits as '0's.

### 7.12 In-Circuit Serial Programming™


The PIC12F508/509/16F505 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware, or a custom firmware, to be programmed.

The devices are placed into a Program/Verify mode by holding the <u>GP1/RB1</u> and GP0/RB0 pins low while raising the <u>MCLR</u> (VPP) pin from VIL to VIHH (see programming specification). GP1/RB1 becomes the programming clock and GP0/RB0 becomes the programming data. Both GP1/RB1 and GP0/RB0 are Schmitt Trigger inputs in this mode.

After Reset, a 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending if the command was a Load or a Read. For complete details of serial programming, please refer to the PIC12F508/509/16F505 Programming Specifications.

A typical In-Circuit Serial Programming connection is shown in Figure 7-15.

#### FIGURE 7-15: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



### 8.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories.

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 12-bit word divided into an **opcode**, which specifies the instruction type, and one or more **operands** which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 8-1, while the various opcode fields are summarized in Table 8-1.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

#### TABLE 8-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= $0$ or $1$ ) The assembler will generate code with x = $0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top-of-Stack
PC	Program Counter
WDT	Watchdog Timer counter
TO	Time-out bit
PD	Power-down bit
dest	Destination, either the W register or the specified register file location
[]	Options
()	Contents
$\rightarrow$	Assigned to
< >	Register bit field
∈	In the set of
italics	User defined term (font is courier)

All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s.

Figure 8-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

### FIGURE 8-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations						
<u>11 6</u>	5	4		0		
OPCODE	d		f (FILE #)			
d = 0 for destination W d = 1 for destination f f = 5-bit file register address						
Bit-oriented file regist	ter op	erat	ions			
<u>11 8</u>	7	5	4	0		
OPCODE	b (Bl	T #)	f (FILE #)			
<ul> <li>b = 3-bit bit address</li> <li>f = 5-bit file register address</li> <li>Literal and control operations (except GOTO)</li> </ul>						
11	8	7		0		
OPCODE			k (literal)			
k = 8-bit immediate value						
Literal and control operations – GOTO instruction						
11	9	8		0		
OPCODE k (literal)						
k = 9-bit immediate value						

Mnem	onic,	Description	Cycles	12-	Bit Opc	Status	Notes	
Opera	ands	Description		MSb		LSb	Affected	notes
ADDWF	f, d	Add W and f	1	0001	11df	ffff	C, DC, Z	1, 2, 4
ANDWF	f, d	AND W with f	1	0001	01df	ffff	Z	2, 4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW	—	Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2, 4
DECFSZ	f, d	Decrement f, Skip if 0	1 <sup>(2)</sup>	0010	11df	ffff	None	2, 4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2, 4
INCFSZ	f, d	Increment f, Skip if 0	1 <sup>(2)</sup>	0011	11df	ffff	None	2, 4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2, 4
MOVF	f, d	Move f	1	0010	00df	ffff	Z	2, 4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1, 4
NOP	_	No Operation	1	0000	0000	0000	None	
RLF	f, d	Rotate left f through Carry	1	0011	01df	ffff	С	2, 4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2, 4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C, DC, Z	1, 2, 4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2, 4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2, 4
		BIT-ORIENTED FILE REGISTE	R OPER	ATIONS	5			
BCF	f, b	Bit Clear f	1	0100	bbbf	ffff	None	2, 4
BSF	f, b	Bit Set f	1	0101	bbbf	ffff	None	2, 4
BTFSC	f, b	Bit Test f, Skip if Clear	1 <sup>(2)</sup>	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 <sup>(2)</sup>	0111	bbbf	ffff	None	
		LITERAL AND CONTROL	OPERATI	ONS				
ANDLW	k	AND literal with W	1	1110	kkkk	kkkk	Z	
CALL	k	Call Subroutine	2	1001	kkkk	kkkk	None	1
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0100	TO, PD	
GOTO	k	Unconditional branch	2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR literal with W	1	1101	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	1100	kkkk	kkkk	None	
OPTION	_	Load OPTION register	1	0000	0000	0010	None	
RETLW	k	Return, place literal in W	2	1000	kkkk	kkkk	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register	1	0000	0000	Offf	None	3
XORLW	k	Exclusive OR literal to W	1	1111	kkkk	kkkk	Z	
Note 1:	Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for							

#### TABLE 8-2: INSTRUCTION SET SUMMARY

ote 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO. See Section 4.7 "Program Counter".
 When an I/O register is madified as a function of itself (a g. NONE, DODED, 1), the value used will be that

2: When an I/O register is modified as a function of itself (e.g. MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

**3:** The instruction TRIS f, where f = 6, causes the contents of the W register to be written to the tri-state latches of PORTB. A '1' forces the pin to a high-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

ADDWF	Add W and f
Syntax:	[ label ] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) $\rightarrow$ (dest)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register and register 'f'. If 'd' is'0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND literal with W
Syntax:	[ <i>label</i> ] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W).AND. (k) $\rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BSF	Bit Set f
Syntax:	[ <i>label</i> ] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$
Operation:	(W) .AND. (f) $\rightarrow$ (dest)
Status Affected:	Z
Description:	The contents of the W register are AND'ed with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f <b>) = <math>0</math></b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruc- tion fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a two-cycle instruction.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b < 7 \end{array}$
Operation:	skip if (f <b>) = <math>1</math></b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a two-cycle instruction.

CLRW	Clear W
Syntax:	[ label ] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W); \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The W register is cleared. Zero bit (Z) is set.

CALL	Subroutine Call
Syntax:	[ <i>label</i> ] CALL k
Operands:	$0 \le k \le 255$
Operation:	$(PC) + 1 \rightarrow$ Top-of-Stack; k $\rightarrow$ PC<7:0>; $(STATUS<6:5>) \rightarrow$ PC<10:9>; 0 $\rightarrow$ PC<8>
Status Affected:	None
Description:	Subroutine call. First, return address (PC + 1) is PUSHed onto the stack. The eight-bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STATUS<6:5>, PC<8> is cleared. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{WDT;} \\ 0 \rightarrow \underline{\text{WDT}} \text{ prescaler (if assigned);} \\ 1 \rightarrow \overline{\text{TO};} \\ 1 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits $\overline{TO}$ and $\overline{PD}$ are set.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \le f \le 31$
Operation:	$\begin{array}{l} 00h \rightarrow (f); \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	$(\overline{f})  ightarrow (dest)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

Increment f

INCF

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	$(f) - 1 \rightarrow (dest)$
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is 'o', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

Decrement f, Skip if 0

[label] DECFSZ f,d

(f)  $-1 \rightarrow d$ ; skip if result = 0

The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in

If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle

 $\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$ 

None

register 'f'.

instruction.

DECFSZ

Operands:

Operation:

Description:

Status Affected:

Syntax:

Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (dest)
Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
INCFSZ	Increment f, Skip if 0
Syntax:	[ <i>label</i> ] INCFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in \ [0,1] \end{array}$
Operands: Operation:	• = • = • •
·	d ∈ [0,1]
Operation:	$d \in [0,1]$ (f) + 1 $\rightarrow$ (dest), skip if result = 0

GOTO	Unconditional Branch
Syntax:	[ <i>label</i> ] GOTO k
Operands:	$0 \le k \le 511$
Operation:	$k \rightarrow PC<8:0>;$ STATUS<6:5> $\rightarrow PC<10:9>$
Status Affected:	None
Description:	GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two- cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[ <i>label</i> ] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. (k) $\rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

IORWF	Inclusive OR W with f
Syntax:	[label] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	(W).OR. (f) $\rightarrow$ (dest)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

MOVWF	Move W to f
Syntax:	[ <i>label</i> ] MOVWF f
Operands:	$0 \le f \le 31$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from the W register to register 'f'.

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Description:	The contents of register 'f' are moved to destination 'd'. If 'd' is '0', destination is the W register. If 'd' is '1', the destination is file register 'f'. 'd' = 1 is useful as a test of a file register, since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W
Syntax:	[ <i>label</i> ] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into the W register. The "don't cares" will assembled as '0's.

OPTION	Load OPTION Register
Syntax:	[label] OPTION
Operands:	None
Operation:	$(W) \rightarrow OPTION$
Status Affected:	None
Description:	The content of the W register is loaded into the OPTION register.

RETLW	Return with Literal in W
Syntax:	[ <i>label</i> ] RETLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC
Status Affected:	None
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

SLEEP	Enter SLEEP Mode
Syntax:	[ <i>label</i> ] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow WDT \mbox{ prescaler}; \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD, RBWUF
Description:	Time-out Status bit (TO) is set. The Power-down Status bit (PD) is cleared. RBWUF is unaffected. The WDT and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped. See Section 7.9 "Power-down Mode (Sleep)" on Sleep for more details.

RLF	Rotate Left f th	nrough Carry
Syntax:	[ label ]	RLF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$	
Operation:	See description	n below
Status Affected:	С	
Description:	the Carry flag. I is placed in the '1', the result is register 'f'.	to the left through f 'd' is '0', the result W register. If 'd' is

SUBWF	Subtract W from f
Syntax:	[ <i>label</i> ] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	$(f) - (W) \rightarrow (dest)$
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) the W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
	C register 'f'

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (dest<7:4>);$ $(f<7:4>) \rightarrow (dest<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W register. If 'd' is '1', the result is placed in register 'f'.

(W) .XOR.  $k \rightarrow (W)$ 

The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W

Ζ

register.

Operation: Status Affected:

Description:

TRIS	Load TRIS Register	XORWF	Exclusive OR W with f
Syntax:	[label] TRIS f	Syntax:	[ <i>label</i> ] XORWF f,d
Operands:	f = 6	Operands:	$0 \le f \le 31$
Operation:	(W) $\rightarrow$ TRIS register f		d ∈ [0,1]
Status Affected:	None	Operation:	(W) .XOR. (f) $\rightarrow$ (dest)
Description:	TRIS register 'f' (f = 6 or 7) is loaded with the contents of the W register	Status Affected:	Z
		Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is
XORLW	Exclusive OR literal with W		stored back in register 'f'.
Syntax:	[ <i>label</i> ] XORLW k		<u> </u>
Operands:	$0 \le k \le 255$		

### 9.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C18 and MPLAB C30 C Compilers
  - MPLINK<sup>™</sup> Object Linker/
  - MPLIB™ Object Librarian
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD 2
- Device Programmers
  - PICSTART<sup>®</sup> Plus Development Programmer
  - MPLAB PM3 Device Programmer
  - PICkit<sup>™</sup> 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

#### 9.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
  - Source files (assembly or C)
  - Mixed assembly and C
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

#### 9.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

#### 9.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 9.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

### 9.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

#### 9.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 9.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows<sup>®</sup> 32-bit operating system were chosen to best make these features available in a simple, unified application.

#### 9.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 9.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

#### 9.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

#### 9.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

#### 9.12 PICkit 2 Development Programmer

The PICkit<sup>™</sup> 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC<sup>™</sup> Lite C compiler, and is designed to help get up to speed quickly using PIC<sup>®</sup> microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

#### 9.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.


Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

### **10.0 ELECTRICAL CHARACTERISTICS**


### Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 to +6.5V
Voltage on MCLR with respect to Vss	0 to +13.5V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation <sup>(1)</sup>	
Max. current out of Vss pin	200 mA
Max. current into Vod pin	150 mA
Input clamp current, Iк (Vi < 0 or Vi > Voo)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Max. output current sunk by any I/O pin	25 mA
Max. output current sourced by any I/O pin	25 mA
Max. output current sourced by I/O port	75 mA
Max. output current sunk by I/O port	75 mA
<b>Note 1:</b> Power dissipation is calculated as follows: PDIS = VDD x {IDD - $\Sigma$ IOH} + $\Sigma$ {(VDD - V	VOH) X IOH} + $\Sigma$ (VOL X IOL)

<sup>†</sup>NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.







DC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature -40°C $\leq$ TA $\leq$ +85°C (industrial)					
Param No.	Sym.	Characteristic	Min.	Typ <sup>(1)</sup>	Max.	Units	Conditions
D001	Vdd	Supply Voltage	2.0		5.5	V	See Figure 10-1
D002	Vdr	RAM Data Retention Voltage <sup>(2)</sup>		1.5*	—	V	Device in Sleep mode
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	—	Vss	—	V	See Section 7.4 "Power-on Reset (POR)" for details
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*	—	—	V/ms	See Section 7.4 "Power-on Reset (POR)" for details
D010	Idd	Supply Current <sup>(3,4)</sup>	_	175 0.625	275 1.1	μA mA	Fosc = 4 MHz, Vdd = 2.0V Fosc = 4 MHz, Vdd = 5.0V
			_	500 1.5	650 2.2	μA mA	Fosc = 10 MHz, VDD = 3.0V Fosc = 20 MHz, VDD = 5.0V (PIC16F505 only)
			_	11 38	20 54	μΑ μΑ	Fosc = 32 kHz, VDD = 2.0V Fosc = 32 kHz, VDD = 5.0V
D020	IPD	Power-down Current <sup>(5)</sup>	—	0.1 0.35	1.2 2.4	μΑ μΑ	VDD = 2.0V VDD = 5.0V
D022	Iwdt	WDT Current <sup>(5)</sup>	_	1.0 7.0	3.0 16.0	μΑ μΑ	VDD = 2.0V VDD = 5.0V

#### 10.1 DC Characteristics: PIC12F508/509/16F505 (Industrial)

These parameters are characterized but not tested.

**Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.
- **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
- 4: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- 5: For standby current measurements, the conditions are the same as IDD, except that the device is in Sleep mode. If a module current is listed, the current is for that specific module enabled and the device in Sleep.

#### 10.2 DC Characteristics: PIC12F508/509/16F505 (Extended)

DC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)					
Param No.	Sym.	Characteristic	Min.	Typ <sup>(1)</sup>	Max.	Units	Conditions
D001	Vdd	Supply Voltage	2.0		5.5	V	See Figure 10-1
D002	Vdr	RAM Data Retention Voltage <sup>(2)</sup>	_	1.5*		V	Device in Sleep mode
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	—	Vss	—	V	See Section 7.4 "Power-on Reset (POR)" for details
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*	_	—	V/ms	See Section 7.4 "Power-on Reset (POR)" for details
D010	Idd	Supply Current <sup>(3,4)</sup>	_	175 0.625	275 1.1	μA mA	Fosc = 4 MHz, VDD = 2.0V Fosc = 4 MHz, VDD = 5.0V
			_	500 1.5	650 2.2	μA mA	Fosc = 10 MHz, VDD = 3.0V Fosc = 20 MHz, VDD = 5.0V (PIC16F515 only)
			_	11 38	26 110	μΑ μΑ	Fosc = 32 kHz, VDD = 2.0V Fosc = 32 kHz, VDD = 5.0V
D020	IPD	Power-down Current <sup>(5)</sup>	_	0.1 0.35	9.0 15.0	μΑ μΑ	VDD = 2.0V VDD = 5.0V
D022	Iwdt	WDT Current <sup>(5)</sup>		1.0 7.0	18 22	μΑ μΑ	VDD = 2.0V VDD = 5.0V

These parameters are characterized but not tested.

**Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.
- **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
- 4: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- 5: For standby current measurements, the conditions are the same as IDD, except that the device is in Sleep mode. If a module current is listed, the current is for that specific module enabled and the device in Sleep.

#### TABLE 10-1: DC CHARACTERISTICS: PIC12F508/509/16F505 (Industrial, Extended)

DC CHA	ARACTE	ERISTICS	Operating t	emperat	ure -40°C -40°C	$\leq TA \leq +$ $\leq TA \leq +$	ss otherwise specified) 85°C (industrial) 125°C (extended) ed in DC specification
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
	VIL	Input Low Voltage					
		I/O ports:					
D030		with TTL buffer	Vss	_	0.8V	V	For all $4.5 \le VDD \le 5.5V$
D030A			Vss	_	0.15 Vdd	V	Otherwise
D031		with Schmitt Trigger buffer	Vss	_	0.15 Vdd	V	
D032		MCLR, TOCKI	Vss	_	0.15 Vdd	V	
D033		OSC1 (in EXTRC)	Vss	_	0.15 VDD	V	(Note1)
D033		OSC1 (in HS)	Vss	_	0.3 Vdd	V	(Note1)
D033		OSC1 (in XT and LP)	Vss	_	0.3	V	(Note1)
	Vih	Input High Voltage					
		I/O ports:		_			
D040		with TTL buffer	2.0	_	Vdd	V	$4.5 \le VDD \le 5.5V$
D040A			0.25 VDD + 0.8	—	Vdd	V	Otherwise
D041		with Schmitt Trigger buffer	0.85 Vdd	_	Vdd	V	For entire VDD range
D042		MCLR, TOCKI	0.85 Vdd	_	Vdd	V	
D043		OSC1 (in EXTRC)	0.85 Vdd	_	Vdd	V	(Note1)
D043		OSC1 (in HS)	0.7 Vdd	_	Vdd	V	(Note1)
D043		OSC1 (in XT and LP)	1.6	_	Vdd	V	
D070	IPUR	GPIO/PORTB weak pull-up current <sup>(4)</sup>	50	250	400	μΑ	VDD = 5V, VPIN = VSS
	١L	Input Leakage Current <sup>(2), (3)</sup>					
D060		I/O ports	—	—	± 1	μΑ	Vss $\leq$ VPIN $\leq$ VDD, Pin at high-impedance
D061		GP3/RB3/MCLRI <sup>(5)</sup>	—	± 0.7	± 5	μΑ	$Vss \leq Vpin \leq Vdd$
D063		OSC1	—	—	± 5	μΑ	$Vss \leq VPIN \leq VDD, XT, HS and LP oscillator configuration$
		Output Low Voltage					
D080		I/O ports/CLKOUT	—	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C
D080A			-	—	0.6	V	$IOL = 7.0 \text{ mA}, \text{ VDD} = 4.5 \text{V}, -40^{\circ}\text{C} \text{ to} +125^{\circ}\text{C}$
D083		OSC2	-	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C
D083A			—	—	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C
		Output High Voltage					
D090		I/O ports/CLKOUT <sup>(3)</sup>	VDD - 0.7	—	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C
D090A			VDD - 0.7	—	—	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C
D092		OSC2	VDD - 0.7	—	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C
D092A			VDD - 0.7	_		V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C
		Capacitive Loading Specs on Output Pins					
D100		OSC2 pin	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.
D101		All I/O pins and OSC2	—	—	50	pF	

Note

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

† 1:

2:

3:

4:

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12F508/509/ 16F505 be driven with external clock in RC mode. The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages. Negative current is defined as coming out of the pin. The specification applies to all weak pull-up devices, including the weak pull-up on GP3/MCLR. The current listed will be the same whether GP3/MCLR is configured as GP3 with a weak pull-up or enabled as MCLR. This specification applies when GP3/RB3/MCLR is configured as an input with pull-up disabled. The leakage current of the MCLR circuit is higher than the standard I/O logic. 5:

VDD (Volts)	Temperature (°C)	Min.	Тур.	Max.
GP0(RBO)/GP1(	RB1)	· · · · · · · · · · · · · · · · · · ·		
2.0	-40	73K	105K	186K
	25	73K	113K	187K
	85	82K	123K	190K
	125	86K	132k	190K
5.5	-40	15K	21K	33K
	25	15K	22K	34K
	85	19K	26k	35K
	125	23K	29K	35K
GP3(RB3)				
2.0	-40	63K	81K	96K
	25	77K	93K	116K
	85	82K	96k	116K
	125	86K	100K	119K
5.5	-40	16K	20k	22K
	25	16K	21K	23K
	85	24K	25k	28K
	125	26K	27K	29K
* These	parameters are charact	erized but not tested	1.	

### TABLE 10-2: PULL-UP RESISTOR RANGES – PIC12F508/509/16F505

These parameters are characterized but not tested.

## 10.3 Timing Parameter Symbology and Load Conditions – PIC12F508/509/16F505

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS


2. TppS

2. ipp	5	
Т		
F	Frequency	T Time


Lowercase subscripts (pp) and their meanings:

рр			
2	to	mc	MCLR
ck	CLKOUT	osc	Oscillator
су	Cycle time	os	OSC1
drt	Device Reset Timer	tO	TOCKI
io	I/O port	wdt	Watchdog Timer
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (high-impedance)	V	Valid
L	Low	Z	High-impedance

#### FIGURE 10-3: LOAD CONDITIONS – PIC12F508/509/16F505



### FIGURE 10-4: EXTERNAL CLOCK TIMING – PIC12F508/509/16F505



AC CHA	ARACTE	ERISTICS	Opera Opera	ating Temp	perature ge VDD r	-40°C -40°C	ns (unless otherwise specified) ≤ TA ≤ +85°C (industrial), ≤ TA ≤ +125°C (extended) described in Section 10.1 "Power-
Param No.	Sym.	Characteristic	Min.	Тур <sup>(1)</sup>	Max.	Units	Conditions
1A	Fosc	External CLKIN Frequency <sup>(2)</sup>	DC	_	4	MHz	XT Oscillator mode
			DC	—	20	MHz	EC, HS Oscillator mode (PIC16F505 only)
			DC	—	200	kHz	LP Oscillator mode
		Oscillator Frequency <sup>(2)</sup>	—		4	MHz	EXTRC Oscillator mode
			0.1	—	4	MHz	XT Oscillator mode
			4	—	20	MHz	HS Oscillator mode (PIC16F505 only)
			—	—	200	kHz	LP Oscillator mode
1	Tosc	External CLKIN Period <sup>(2)</sup>	250	—	_	ns	XT Oscillator mode
			50	—	—	ns	EC, HS Oscillator mode (PIC16F505 only)
			5		—	μs	LP Oscillator mode
		Oscillator Period <sup>(2)</sup>	250		_	ns	EXTRC Oscillator mode
			250	—	10,000	ns	XT Oscillator mode
			50	—	250	ns	HS Oscillator mode (PIC16F505 only)
			5	—	—	μs	LP Oscillator mode
2	Тсү	Instruction Cycle Time	200	4/Fosc		ns	
3	TosL,	Clock in (OSC1) Low or High	50*	_	_	ns	XT Oscillator
	TosH	Time	2*	—	—	μs	LP Oscillator
			10*	—	—	ns	EC, HS Oscillator (PIC16F505 only)
4	TosR,	Clock in (OSC1) Rise or Fall	—	—	25*	ns	XT Oscillator
	TosF	Time	—	—	50*	ns	LP Oscillator
			—	_	15*	ns	EC, HS Oscillator (PIC16F505 only)

#### **TABLE 10-3**: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC12F508/509/16F505

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

AC CHA	ARACTER	ISTICS					5°C (industrial),	
Param No.	Sym.	Characteristic	Freq Tolerance	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Internal Calibrated INTOSC Frequency <sup>(1)</sup>	± 1% ± 2%	3.96 3.92	4.00 4.00	4.04 4.08	MHz MHz	VDD = $3.5V$ , TA = $25^{\circ}C$ $2.5V \le VDD \le 5.5V$ $0^{\circ}C \le TA \le +85^{\circ}C$
			± 5%	3.80	4.00	4.20	MHz	$2.0V \le VDD \le 5.5V$ -40°C $\le TA \le +85°C$ (Ind.) -40°C $\le TA \le +125°C$ (Ext.)

These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 uF and 0.01 uF values in parallel are recommended.




FIGURE 10-5: I/O TIMING – PIC12F508/509/16F505

\*

#### TABLE 10-5:TIMING REQUIREMENTS - PIC12F508/509/16F505

AC CHARAC	TERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$		on Rese	t (POR)"	
Param No.	Sym.	Characteristic	Min.	Typ <sup>(1)</sup>	Max.	Units
17	TosH2ıoV	OSC1↑ (Q1 cycle) to Port Out Valid <sup>(2), (3)</sup>	_	_	100*	ns
18	TosH2iol	OSC1 <sup>↑</sup> (Q2 cycle) to Port Input Invalid (I/O in hold time) <sup>(2)</sup>	50	—	_	ns
19	TioV2osH	Port Input Valid to OSC1 <sup>↑</sup> (I/O in setup time)	20	—	_	ns
20	TIOR	Port Output Rise Time <sup>(3)</sup>		10	25**	ns
21	TIOF	Port Output Fall Time <sup>(3)</sup>	_	10	25**	ns

\* These parameters are characterized but not tested.


\*\* These parameters are design targets and are not tested.

**Note 1:** Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**2:** Measurements are taken in EXTRC mode.

**3:** See Figure 10-3 for loading conditions.

## FIGURE 10-6: RESET, WATCHDOG TIMER AND DEVICE RESET TIMER TIMING – PIC12F508/509/16F505




## TABLE 10-6: RESET, WATCHDOG TIMER AND DEVICE RESET TIMER – PIC12F508/509/16F505

AC CHA	ARACTE	RISTICS	-		perating Conditions (unless otherwise specified emperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)				
Param No.	Sym.	Characteristic	Min.	Typ <sup>(1)</sup>	Max.	Units	Conditions		
30	TMCL	MCLR Pulse Width (low)	2000*	_	_	ns	VDD = 5.0V		
31	Twdt	Watchdog Timer Time-out Period (no prescaler)	9* 9*	18* 18*	30* 40*	ms ms	VDD = 5.0V (Industrial) VDD = 5.0V (Extended)		
32	Tdrt	Device Reset Timer Period <sup>(2)</sup>	9* 9*	18* 18*	30* 40*	ms ms	VDD = 5.0V (Industrial) VDD = 5.0V (Extended)		
34	Tioz	I/O High-impedance from MCLR low	—	_	2000*	ns			

\* These parameters are characterized but not tested.

**Note 1:** Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### **FIGURE 10-7:** TIMER0 CLOCK TIMINGS - PIC12F508/509/16F505



#### TABLE 10-7: TIMER0 CLOCK REQUIREMENTS - PIC12F508/509/16F505

AC CHA	RACT	ERISTICS	Standard Operating Conditions (unless otherwise specified)         Operating Temperature -40°C ≤ TA ≤ +85°C (industrial)         -40°C ≤ TA ≤ +125°C (extended)         Operating Voltage VDD range is described in         Section 10.1 "Power-on Reset (POR)"					ecified)
Param No.	Sym.	Characte	eristic	Min.	Тур <sup>(1)</sup>	Max.	Units	Conditions
40	Tt0H	T0CKI High Pulse	No Prescaler	0.5 TCY + 20*	—	—	ns	
		Width	With Prescaler	10*	_	_	ns	
41	Tt0L	T0CKI Low Pulse	No Prescaler	0.5 TCY + 20*	_	_	ns	
		Width	With Prescaler	10*	—	_	ns	
42	Tt0P	T0CKI Period		20 or Tcy + 40* N	—	_	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## 11.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where s is a standard deviation, over each temperature range.







FIGURE 11-1: IDD vs. VDD at Fosc = 4 MHz




#### FIGURE 11-2: IDD VS. FOSC Over VDD (HS MODE, PIC16F505 only)




















FIGURE 11-7: WDT TIME-OUT or DEVICE RESET TIMER vs. VDD OVER TEMPERATURE (NO WDT PRESCALER)<sup>(1)</sup>



the case of other types of Reset events.







© 2009 Microchip Technology Inc.




FIGURE 11-11: VOH vs. IOH OVER TEMPERATURE (VDD = 5.0V)







FIGURE 11-10: VOH vs. IOH OVER TEMPERATURE (VDD = 3.0V)













#### FIGURE 11-14: TYPICAL INTOSC FREQUENCY CHANGE vs VDD (25°C)














NOTES:

## 12.0 PACKAGING INFORMATION

## 12.1 Package Marking Information

#### 8-Lead PDIP



8-Lead SOIC (3.90 mm)



#### 8-Lead MSOP



8-Lead 2x3 DFN\*

ХХХ
YWW
NN

## Example 12F508-I /P @3 017 0610

#### Example

12F509-I /SN @30610 () 🐼 017
------------------------------------

## Example



## Example

BEQ
610
17

Lege	nd: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carried	It the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters er specific information.

\* Standard PIC<sup>®</sup> device marking consists of Microchip part number, year code, week code, and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

## 12.1 Package Marking Information (Continued)

14-Lead PDIP (300 mil)	Example
	PIC16F505 ) -I/P ∈3 0215 ○ ☎ 0610017

### 14-Lead SOIC (3.90 mm)



Example	
PIC16F505-E /SL0125	
🐼 0610017	

#### 14-Lead TSSOP (4.4 mm)



#### Example

16F505-I					
<b>1</b> 0610					
017					

### 16-Lead QFN



Example




### TABLE 12-1: 8-LEAD 2X3 DFN (MC) TOP MARKING

Part Number	Marking
PIC12F508 (T) - I/MC	BN0
PIC12F508-E/MC	BP0
PIC12F509 (T) - I/MC	BQ0
PIC12F509-E/MC	BR0

## 8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimens	sion Limits	MIN	NOM	MAX	
Number of Pins	Ν		8		
Pitch	е		.100 BSC		
Top to Seating Plane	А	-	-	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	E	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.348	.365	.400	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	-	-	.430	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

## 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е	1.27 BSC		
Overall Height	А	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D		4.90 BSC	
Chamfer (optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	ф	0°	-	8°
Lead Thickness	С	0.17 – 0.25		
Lead Width	b	0.31	_	0.51
Mold Draft Angle Top	α	5°	_	15°
Mold Draft Angle Bottom	β	5°	_	15°

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

## 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

### 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX
Number of Pins	Ν	8		
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	-	0.15
Overall Width	Е	4.90 BSC		
Molded Package Width	E1	3.00 BSC		
Overall Length	D	3.00 BSC		
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Foot Angle	¢	0°	-	8°
Lead Thickness	с	0.08	-	0.23
Lead Width	b	0.22 – 0.40		

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111B

### 8-Lead Plastic Dual Flat, No Lead Package (MC) – 2x3x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX		
Number of Pins	N		8			
Pitch	e		0.50 BSC			
Overall Height	A	0.80 0.90 1.00				
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3	0.20 REF				
Overall Length	D	2.00 BSC				
Overall Width	E	3.00 BSC				
Exposed Pad Length	D2	1.30	-	1.55		
Exposed Pad Width	E2	1.50	-	1.75		
Contact Width	b	0.20 0.25 0.30				
Contact Length	L	0.30	0.40	0.50		
Contact-to-Exposed Pad	K	0.20 – –				

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123C

### 14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimen	sion Limits	MIN	NOM	MAX
Number of Pins	N	14		
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.735	.750	.775
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

#### Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

#### 14-Lead Plastic Small Outline (SL) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		6
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N	14		
Pitch	e	1.27 BSC		
Overall Height	А	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	8.65 BSC		
Chamfer (optional)	h	0.25	_	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1	1.04 REF		
Foot Angle	φ	0°	_	8°
Lead Thickness	С	0.17	_	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	_	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-065B

## 14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
[	Dimension Limits		NOM	MAX
Number of Pins	N	14		
Pitch	е	0.65 BSC		
Overall Height	А	_	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	0.15
Overall Width	E	6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	4.90	5.00	5.10
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	ф	0°	_	8°
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.19	-	0.30

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087B

#### 16-Lead Plastic Quad Flat, No Lead Package (MG) - 3x3x0.9 mm Body [QFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-142A Sheet 1 of 2

## 16-Lead Plastic Quad Flat, No Lead Package (MG) - 3x3x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		S
D	imension Limits	MIN NOM MAX		MAX
Number of Pins	N	16		
Pitch	е	0.50 BSC		
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	3.00 BSC		
Exposed Pad Width	E2	1.00 1.10 1.50		
Overall Length	D	3.00 BSC		
Exposed Pad Length	D2	1.00	1.10	1.50
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.25	0.35	0.45
Contact-to-Exposed Pad	K	0.20	-	-

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-142A Sheet 2 of 2

## APPENDIX A: REVISION HISTORY

#### Revision A (April 2004)

Original data sheet for PIC12F508/509/16F505 devices

#### Revision B (June 2005)

Update packages

#### Revision C (03/2007)

Revised Table 3-2 Legend; Revised Table 3-3 RB3 and Legend; Revised Table 10-4 F10; Replaced Package Drawings (Rev. AN); Added DFN package; Replaced Development Support Section; Revised Product ID System.

#### Revision D (12/2007)

Revised Title; Operating Current; Table 1-1 added DFN and revised note; Revised Section 3.0, last paragraph; Revised Figure 4-4; Revised Table 4-2 (FSR); Revised Register 7-1 and Register 7-2; Revised Section 7.2.2; Revised Table 7-3, Note 2; Revised Table 7-4 (FSR) and Note 2; Deleted Section 7.3.1: External Clock In and Figure 7-6; Revised new Section 7.3.1; Replaced TBD with new data in Tables 10-4 and 10-5; Revised Tables 10-1 (Industrial), 10-2 (Extended), and Tables 10-1 (Industrial, Extended) and 10-2 (Pull-up Resistor Ranges), 10-3, 10-4 and 10-6; Revised Figure 10-1, Figure 10-2; Section 11.0, Added Char data; Revised Package Marking Information; Revised Product ID System.

#### Revision E (08/2009)

Added PIC16F505 16-Pin diagram (QFN); Added Note after subsection 5.2 PORTC; Updated Note 4 and deleted Note 5, Table 10-1; Deleted Param. No. D061 (Table 10-1) and Param. No. D061A becomes D061; Added QFN Package Information; Revised Product Identification System; Added Figures 11-14, 11-15, 11-16, 11-7 to Char Data section; Other minor corrections; Removed Preliminary status.

NOTES:

## INDEX

Α	
ALU	
Assembler	
MPASM Assembler	

## В

Block Diagram	
On-Chip Reset Circuit	
Timer0	
TMR0/WDT Prescaler	
Watchdog Timer	
Brown-Out Protection Circuit	54

## С

C Compilers	
MPLAB C18	
MPLAB C30	
Carry	
Clocking Scheme	
Code Protection	
Configuration Bits	
Configuration Word	43
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

## D

DC and AC Characteristics	81
Development Support	65
Digit Carry	11

## Е

Errata	6
--------	---

## F

Family of Devices	
PIC12F508/509/PIC16F505	7
FSR	

## I

I/O Interfacing	
I/O Ports	
I/O Programming Considerations	
ID Locations	41, 55
INDF	
Indirect Data Addressing	
Instruction Cycle	16
Instruction Flow/Pipelining	16
Instruction Set Summary	58
Internet Address	107

## L

### Μ

Memory Organization	17
Data Memory	
Program Memory (PIC12F508/509)	17
Program Memory (PIC16F505)	
Microchip Internet Web Site	107
MPLAB ASM30 Assembler, Linker, Librarian	66
MPLAB ICD 2 In-Circuit Debugger	67
MPLAB ICE 2000 High-Performance Universal	
In-Circuit Emulator	67

MPLAB Integrated Development Environment Software	65
MPLAB PM3 Device Programmer	67
MPLAB REAL ICE In-Circuit Emulator System	67
MPLINK Object Linker/MPLIB Object Librarian	66

### 0

Option Register	
OSC selection	
OSCCAL Register	
Oscillator Configurations	44
Oscillator Types	
HS	44
LP	44
RC	44
XT	44

## Ρ

PIC12F508/509/16F505 Device Varieties PICSTART Plus Development Programmer	
POR	
Device Reset Timer (DRT) 41, 5	52
PD 54, 4	41
TO	54
PORTB	31
Power-down Mode	55
Prescaler	38
Program Counter	27

## Q

Q cycles 16
-------------

## R

RC Oscillator	45
Reader Response	108
Read-Modify-Write	
Register File Map	
PIC12F508	
PIC12F509	
PIC16F505	
Registers	
Special Function	
Reset	
Reset on Brown-Out	

## S

Sleep	41, 55
Software Simulator (MPLAB SIM)	66
Special Features of the CPU	41
Special Function Registers	20
Stack	27
Status Register	11, 22

### Т

35
35
37
75
75
31

## W

Wake-up from Sleep	
Watchdog Timer (WDT)	
Period	52
Programming Considerations	
WWW Address	
WWW, On-Line Support	6
Z	
Zero bit	11

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

## **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent	
RE:	Reader Response		
From	: Name		
	Address		
	City / State / ZIP / Country		
	Telephone: ()	FAX: ()	
Appli	cation (optional):		
Woul	ld you like a reply?YN		
Devi	ce: PIC12F508/509/16F505	Literature Number: DS41236E	
Ques	stions:		
1. V	What are the best features of this do	cument?	
_			
2. ⊦	low does this document meet your	hardware and software development needs?	
_			
_			
3. E	3. Do you find the organization of this document easy to follow? If not, why?		
_			
_			
4. V	What additions to the document do y	you think would enhance the structure and subject?	
-			
-			
5. V	Vhat deletions from the document c	ould be made without affecting the overall usefulness?	
-			
-		<i>.</i>	
6. I	s there any incorrect or misleading i	nformation (what and where)?	
-			
7 1	low would you improve this desume	not?	
<i>i</i> . F	low would you improve this docume	211.1	
-			
_			

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>x /xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	<ul> <li>a) PIC12F508-E/P 301 = Extended Temp., PDIP package, QTP pattern #301</li> <li>b) PIC12F508-I/SN = Industrial Temp., SOIC package</li> </ul>
Device:	PIC16F505 PIC12F508 PIC12F509 PIC16F505T <sup>(1)</sup> PIC12F508T <sup>(2)</sup> PIC12F509T <sup>(2)</sup>	c) PIC12F508T-E/P = Extended Temp., PDIP package, Tape and Reel
Temperature Range:	$ \begin{array}{rcl} I &=& -40^{\circ} C \text{ to } +85^{\circ} C \text{ (Industrial)} \\ E &=& -40^{\circ} C \text{ to } +125^{\circ} C \text{ (Extended)} \end{array} $	
Package:	$\begin{array}{llllllllllllllllllllllllllllllllllll$	<ul> <li>Note 1: T = in tape and reel SOIC, TSSOP and QFN packages only</li> <li>2: T = in tape and reel SOIC and MSOP packages only.</li> <li>3: PIC12F508/PIC12F509 only.</li> <li>4: Pb-free.</li> </ul>
	Special Requirements and Reel available for only the following packages: SOIC, MSOP TSSOP.	5: PIC16F505 only.



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09