

PS398/PS399

# Precision 8-Ch, Diff. 4-Ch, 17V Analog Multiplexers

#### **Features**

- Low On-Resistance (60Ω typ.) Minimizes Distortion and Error Voltages
- Low Glitching Reduces Step Errors and Improves Settling Times. Charge Injection: <5pC</li>
- Split-Supply Operation (+3V to +8V)
- Improved Second Sources for MAX398/MAX399
- On-Resistance Matching Between Channels:  $<6\Omega$
- On-Resistance Flatness:  $<11\Omega$
- Low Off-Channel Leakage,  $I_{NO(OFF)} < 1 nA \ @ +85^{o}C, I_{COM(ON)}, < 2.5 nA \ @ +85^{o}C$
- TTL/CMOS Logic Compatible
- Fast Switching Speed, t<sub>TRANS</sub> <250ns
- Break-Before-Make action eliminates momentary crosstalk
- Rail-to-Rail Analog Signal Range
- Low Power Consumption, <300μW
- Narrow SOIC and QSOP Packages Minimize Board Area

## **Applications**

- Data Acquisition Systems
- · Audio Switching and Routing
- Test Equipment
- PBX, PABX
- Telecommunication Systems
- Battery-Powered Systems

# **Description**

1

The PS398/PS399 are improved high precision analog multiplexers. The PS398, an 8-channel single-ended mux, selects one of eight inputs to a common output as determined by a 3-bit address A0-A2. An EN (enable) pin when low disables all switches, useful when stacking several devices. The PS399 is a 4-channel differential multiplexer. It selects one of four differential inputs to a common differential output as determined by a 2-bit address A0, A1. An EN pin may be driven low to disable all switches.


These multiplexers operate with dual supplies from +3V to +8V. Single-supply operation is possible from +3V to +15V.


With +5V power supplies, the PS398/PS399 guarantee <100 $\Omega$  on-resistance. On-resistance matching between channels is within  $6\Omega$ . On-resistance flatness is less than  $11\Omega$  over the specified signal range.

Each switch conducts current equally well in either direction when on. In the off state each switch blocks voltages up to the powersupply rails.

Both devices guarantee low leakage currents (<2.5nA at +85°C) and fast switching speeds ( $t_{TRANS} < 250$ ns). Break-before-make switching action protects against momentary crosstalk between channels.

## **Functional Block Diagrams and Pin Configurations**







#### **Truth Tables**

	PS398						
A2	A1	<b>A</b> 0	EN	On Switch			
X	X	X	0	None			
0	0	0	1	1			
0	0	1	1	2			
0	1	0	1	3			
0	1	1	1	4			
1	0	0	1	5			
1	0	1	1	6			
1	1	0	1	7			
1	1	1	1	8			

PS399							
A1	A0	EN	ON Switch				
X	X	0	None				
0	0	1	1				
0	1	1	2				
1	0	1	3				
1	1	1	4				

Logic "0", V<sub>AL</sub> ≤ 0.8V Logic "1", V<sub>AH</sub> ≥ 2.4V

# **Ordering Information**

Part	Temperature	Package		
Number	Range			
PS398CPE	0°C to +70°C	16 Plastic DIP		
PS398CSE	0°C to +70°C	16 Narrow SO		
PS398EPE	-40°C to +85°C	16 Plastic DIP		
PS398ESE	-40°C to +85°C	16 Narrow SO		
PS398EEE	-40°C to +85°C	16 QSOP		

Part	Temperature	Package
Number	Range	
PS399CPE	0°C to +70°C	16 Plastic DIP
PS399CSE	0°C to +70°C	16 Narrow SO
PS399EPE	-40°C to +85°C	16 Plastic DIP
PS399ESE	-40°C to +85°C	16 Narrow SO
PS399EEE	-40°C to +85°C	16 QSOP

## **Absolute Maximum Ratings**

Voltages Referenced to V-	
V+	0.3V to + 17V
GND -0.3V to + 17V	
GND -0.3V to (V+)+0.3V	
V <sub>IN</sub> , V <sub>COM</sub> , V <sub>NO</sub> (Note 1)	(V-) -2V to $(V+) + 2V$
	or 30mA, whichever oc-
curs first	
Current (any terminal)	30mA
Peak Current, COM, NO, NC	
(pulsed at 1ms, 10% duty cycle)	100mA

ESD per method 3015.7 ..... > 2000V

#### **Thermal Information**

#### Note 1:

Signals on NO, COM, or logic inputs exceeding V+ or V- are clamped by internal diodes. Limit forward diode current to 30mA.

Caution: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.



# $\textbf{Electrical Specifications - Dual Supplies} \ (V \pm = \pm 5V \pm 10\%, \ GND = 0V, \ V_{AH} = V_{ENH} = 2.4V, \ V_{AL} = V_{ENL} = \ 0.8V)$

Parameter	Symbol	Conditions		Temp. (°C)	Min. <sup>(2)</sup>	<b>Typ.</b> (1)	Max. <sup>(2)</sup>	Units
Analog Switch						I.		
Analog Signal Range (3)	Vanalog			Full	V-		V+	V
On Resistance	R <sub>ON</sub>	V+ = 4.5V, V- = -4.5V, $V_{COM} = \pm 3.5V$ $I_{NO} = 1 \text{mA},$		25		60	100	
		$I_{NO} = ImA,$		Full			125	
On-Resistance Match Between Channels <sup>(4)</sup>	$\Delta R_{ m ON}$	$V_{COM}$ or $V_{NC} = \pm 3.5 V$ $I_{NO} = 1 \text{mA}$ , $V_{+} = 5 V$ , $V_{-} = -5 V$	V,	25			6	Ω
Between Chainers		v+ - 3 v, v 3 v		Full			8	
On-Resistance Flatness <sup>(5)</sup>	R <sub>FLAT(ON)</sub>	V+ = 5V, V- = -5V,	7. OV	25			11	
Flamess	, ,	$I_{NO} = 1 \text{mA}, V_{COM} = \pm 3 \text{V}, 0 \text{V}$		Full			14	
NO Off Leakage		V+ = 5.5V, V- = -5.5V	<i>У</i> ,	25	-0.1		0.1	
Current <sup>(6)</sup>	I <sub>NO(OFF)</sub>	$V_{COM} = \pm 4.5 V,$ $V_{NO} = \pm 4.5 V$		Full	-1.0		1.0	,
	I <sub>COM(OFF)</sub>	V+ = 5.5V, V- = -5.5V $V_{COM} = \pm 4.5V,$ $V_{NO} = -/+4.5V$	PS398	25	-0.2		50	nA
COM-Off Leakage				Full	-2.5		100	
Current <sup>(6)</sup>			PS399	25	-0.1		50	
			1 5377	Full	-1.5		100	111 1
			PS398	25	-0.4		0.4	
COM On Leakage	I <sub>COM(ON)</sub>	V+ = 5.5V, V- = -5.5V $V_{COM} = \pm 4.5V$		Full	-5		5	
Current <sup>(7)</sup>	1COM(ON)	$V_{NO} = 4.5V$	PS399	25	-0.2		0.2	
				Full	-2.5		2.5	
Logic Input								
Logic High Input Voltage	V <sub>AH,</sub> V <sub>ENH</sub>				2.4			V
Logic Low Input Voltage	V <sub>AL</sub> , V <sub>ENL</sub>						0.8	<b>v</b>
Input Current with Input Voltage High	I <sub>AH</sub> , I <sub>ENH</sub>	$V_A = V_{EN} = 2.4V$		Full	-0.1		0.1	μA
Input Current with Input Voltage Low	I <sub>AL</sub> , I <sub>ENL</sub>	$V_A = V_{EN} = 0.8V$			-0.1		0.1	-



# **Electrical Specifications - Dual Supplies** $(V \pm = \pm 5V \pm 10\%, GND = 0V, V_{AH} = V_{ENH} = 2.4V, V_{AL} = V_{ENL} = 0.8V)$

<del>(continued)</del> Parameter	Symbol	Conditions		Temp(°C)	Min. <sup>(1)</sup>	<b>Typ.</b> <sup>(2)</sup>	Max. <sup>(1)</sup>	Units
Dynamic								
Transition Time	t <sub>TRANS</sub>	Figure 1					150	
Break-Before-Make Time Delay	topen	Figure 3	Figure 3		0	40		
Enable Turn-OnTime	torran	Figure 2		25		72	150	ns
Enable fulli-Offfilite	ton(EN)	riguie 2		Full			250	
Enable Turn-Off Time	torran	Figure 2		25		55	150	
Enable fulli-Off fillie	toff(EN)	rigule 2		Full			200	
Charge Injection <sup>(3)</sup>	Q	$C_L$ = 1nF, $V_S$ = 0V, F	$R_{\rm S} = 0\Omega,$			2.8	5	рC
Off Isolation <sup>(7)</sup>	OIRR	$V_{EN} = 0V$ , $R_L = 1k\Omega$ , f	= 100kHz			-101		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 1k\Omega, f = 100kH$	z, Figure 6			-92		uБ
Logic Input Capacitance	C <sub>IN</sub>	f=1MHz				2.5		
NO Off Capacitance	C <sub>NO(OFF)</sub>	$f=1MHz$ , $V_{EN}=V_{N}$	NO = 0V	25		3.6		
COM Off Capacitance	Canvarr	f=1MHz,	PS398			31		pF
COW On Capacitance	C <sub>COM</sub> (OFF)	$V_{EN} = V_{COM} = 0V$	PS399			14		
COM On Conscitones		f-1MIg Vacar = 0V	PS398			35		
COM On Capacitance	C <sub>COM(ON)</sub>	1-1MHZ, $VCOM-UV$	$f=1MHz$ , $V_{COM}=0V$ PS399			20		
Supply								
Power-Supply Range					±3		±8	V
Positive Supply Current	I+			Eull	-1		1	
NegativeSupply Current	I-	$V_{EN} = V_A = 0V_A$ V+ =5.5V, V- = -		Full	-1		1	μА
Ground Current	I <sub>GND</sub>				-1		1	

#### **Notes:**

1. Algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet.

4

- 2. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.
- 3. Guaranteed by design.
- $4. \Delta R_{ON} = R_{ON} \max R_{ON} \min$ .
- 5. Flatness is defined as the difference between the maximum and minimum values of on-resistance measured.
- 6. Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25°C.
- 7. Off Isolation =  $20\log_{10} V_{COM} / V_{NO}$ . See Figure 5.



# **Electrical Characteristics - Single 5V Supply**

 $(V+=+5V\pm 10\%, V-=0V, GND=0V, V_{AH}=V_{ENH}=+2.4, V_{AL}=V_{ENL}=+0.8V)$ 

Parameter	Symbol	Conditions		Temp(°C)	Min. <sup>(1)</sup>	Тур.(2)	Max. <sup>(1)</sup>	Units	
Switch									
Analog Signal Range <sup>(3)</sup>	V <sub>COM</sub> , V <sub>NO</sub>			Full	0		V+	V	
On Resistance	R <sub>ON</sub>	$I_{NO} = 1$ mA, $V_{COM} = V_{+} = 4.5$ V	$I_{NO} = 1 \text{mA}, V_{COM} = 3.5 \text{V},$			100	225		
		V+ - 4.3 V		Full			280		
R <sub>ON</sub> Matching Between	A.D	$I_{NO} = 1 \text{mA}, V_{COM} =$	= 3.5V,	25			11	Ω	
Channels <sup>(4)</sup>	$\Delta R_{ m ON}$	V+ = 4.5V		Full			13		
On -Resistance Flatness	R <sub>FLAT</sub>	$I_{NO} = 1$ mA, $V_{COM} = 1$ .	.5V, 2.5V,	25			18		
On -Resistance Flatness	NFLAI	3.5V, V+=5V	7	Full			22		
NO-Off Leakage	I <sub>NO(OFF)</sub>	$V_{NO} = 4.5V, V_{COM}$	= 0V,	25	-0.1		0.1		
Current <sup>(8)</sup>	INO(OFF)	V+ = 5.5V		Full	-1.0		1.0		
			PS398	25	-0.2		50		
COM-Off Leakage	Ico voed	$V_{COM} = 4.5V, V_{NO} = 0V, V_{+} = 5.5V$	F 5596	Full	-2.5		100	- nA	
Current <sup>(8)</sup>	I <sub>COM(OFF)</sub>		PS399	25	-0.2		50		
			1 3399	Full	-1.5		100		
			n l	PS398	25	-0.4		0.4	
COM-On Leakage		$V_{COM} = 4.5V, V_{NO}$ =4.5V,	P 5396	Full	-5		5		
Current <sup>(8)</sup>	I <sub>COM(ON)</sub>	V+=5.5V		DS200	25	-0.2		0.2	
			F 3399	Full	-2.5		2.5		
Digital Logic Input									
Logic High Input Voltage	V <sub>AH</sub> , V <sub>ENH</sub>				2.4			V	
Logic Low Input Voltage	V <sub>AH</sub> , V <sub>ENL</sub>						0.8	v	
Input Current with Input Voltage High	I <sub>AH</sub> , I <sub>ENH</sub>	$V_A = V_{EN} = 2.4$	V	Full	-0.1		0.1		
Input Current with Input Voltage Low	I <sub>AH</sub> , I <sub>ENL</sub>	$V_{A} = V_{EN} = 0.8V$			-0.1		0.1	μΑ	
Supply									
Power-Supply Range	V+				3		15	V	
Positive-Supply Current	I+		<u> </u>		-1.0		1.0	μА	
Negative-Supply Current	I-	$V_{EN} = V + \text{ or } 0V, V_A$		Full	-1.0		1.0		
Ground Current	I <sub>GND</sub>	V+ = 5.5V, V- =	υV		-1.0		1.0		



# **Electrical Characteristics - Single 5V**

 $(V+=+5V\pm 10\%, V-=0V, GND=0V, V_{AH}=V_{ENH}=+2.4, V_{AL}=V_{ENL}=+0.8V$  (continued)

Parameter	Symbol	Conditions	Temp(°C)	Min. <sup>(1)</sup>	<b>Typ.</b> <sup>(2)</sup>	Max. <sup>(1)</sup>	Units
Dynamic							
Transition Time	t <sub>TRANS</sub>	$V_{cor} = 2V$			72	245	
Break-Before-Make Interval	t <sub>OPEN</sub>	$V_{NO} = 3V$	25	10	36		
Enable Turn-On Time	torrow				110	200	nc
	ton(EN)		Full			275	ns
Enable Turn-Off Time	towns		25		65	125	
Enable fulli-Off fillie	toff(EN)		Full			200	
Charge Injection <sup>(3)</sup>	Q	$C_L = 1$ nF, $V_S = 0$ V, $R_S = 0$ Ω	25		2.8	5	рC

# **Electrical Characteristics - Single 3V Supply**

 $(V + = +3V \pm 10\%, V - = 0V, GND = 0V, V_{AH} = V_{ENH} = +2.4, V_{AL} = V_{ENL} = +0.8V)$ 

Parameter	Symbol	Conditions	Temp.(°C)	Min. <sup>(1)</sup>	<b>Typ.</b> <sup>(2)</sup>	Max. <sup>(1)</sup>	Units	
Switch								
Analog Signal Range <sup>(3)</sup>	Vanalog		Full	0		V+	V	
On Desistance	D	$I_{NO} = 1 \text{ mA}, V_{COM} = 1.5 \text{ V},$ V+ = 3  V	25		160	375	0	
On-Resistance	RON		Full			425	Ω	
Dynamic	Dynamic							
Transition Time <sup>(3)</sup>	t <sub>TRANS</sub>	Figure 1, $V_{IN} = 2.4V$ $V_{NO1} = 1.5V$ , $V_{NO8} = 0V$			200	575		
Enable Turn-OnTime <sup>(3)</sup>	ton(EN)	Figure 2, $V_{INH} = 2.4V$ $V_{INL} = 0V$ , $V_{NO1} = 1.5V$	25		200	500	ns	
Enable Turn-Off Time <sup>(3)</sup>	toff(EN)	Figure 2, $V_{INH} = 2.4V$ $V_{INL} = 0V$ , $V_{NO1} = 1.5V$			92	400		
Charge Injection (3)	Q	$C_L = 10$ nF, $V_S = 0$ V, $R_S = 0$ Ω			2	5	рC	

#### **Notes:**

- 1. The algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet.
- 2. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.
- 3. Guaranteed by design
- $4. \Delta R_{ON} = R_{ON} \max R_{ON} \min$
- 5. Flatness is defined as the difference between the maximum and minimum value of on-resistance measured.
- 6. Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25°C.

6

- 7. Worst-case isolation is on channel 4 because of its proximity to the COM pin. Off isolation =  $20\log V_{COM}/V_{NO}$ ,  $V_{COM}$  = output,  $V_{NO}$  = input to off switch
- 8. Leakage testing at single supply is guaranteed by testing with dual supplies.



# **Test Circuits/Timing Diagrams**




Figure 1. Transition Time




Figure 2. Enable Switching Time






Figure 3. Break-Before-Make Interval




Figure 4. Charge Injection




Figure 5. Off Isolation




Figure 6. CrossTalk






Figure 8. NO/COM Capacitance

## **Applications**

#### **Overvoltage Protection**

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings may cause permanent damage to the devices. Always sequence V+ on first, followed by V-, and then logic inputs. If power-supply sequencing is not possible, add two small signal diodes or two current limiting resistors in series with the supply pins for overvoltage protection (Figure 9). Adding diodes reduces the analog signal range, but low switch resistance and low leakage characteristics are unaffected.

#### **Maximum Sampling Rate**

From the sampling theorem, the sampling frequency needed to properly recover the original signal should be more than twice its maximum component frequency. In real applications, sampling at three or four times the maximum signal frequency is customary.

The maximum sampling rate of a multiplexer is determined by its transition time ( $t_{TRANS}$ ), the number of channels being multiplexed, and the settling time ( $t_{SETTLING}$ ) of the sampled signal at the output. The maximum sampling rate is:

$$f_{S} = \frac{1}{n (t_{TRANS} + t_{SETTLING})}$$
(1)

Where n = number of channels scanned: 8 for PS398, 4 for PS399.  $t_{TRANS}$  is given on the specification table: 150 ns max. Settling time is the time needed for the output to stabilize within the desired accuracy band of +1 LSB (least significant bit).

Other factors determining settling time are: signal source impedance, capacitive load at the output. Figure 10 illustrates the steady state model. To figure out what the settling time due to the multiplexer is, we can assume that  $R_S=0\Omega,$  and  $C_L=0.$  In real life, the effects of  $R_S$  and  $C_L$  should be taken into account when performing these calculations.




Figure 9. Overvoltage protection is accomplished using two external blocking diodes or two current limiting resistors.






Figure 10. Equivalent model of one multiplexer channel

The table below shows how many time constants (m $\tau$ ) are needed to reach an accuracy of one LSB.  $\tau = R_{ON} \times C_{COM(ON)}$ 

Bits	Accuracy (%)	m
8	0.25	6
12	0.012	9
15	0.0017	11

Now, let's calculate what the maximum sampling rate for the PS398. Assume a 12-bit accuracy and room temperature operation.

In equation (1) above, n = 8,  $t_{TRANS}$  = 150ns,  $t_{SETTLING}$  = 9 $\tau$ ,  $\tau$  = 100 $\Omega$  x 54pF

$$f_S = \frac{1}{8 [150ns + 9(100\Omega \times 54pF)]},$$
  
or  $f_S = 630kHz.$ 

Assuming a x4 oversampling rate, the maximum sampling speed for the PS398 would be  $630 \div 4 = 157 \text{kHz}$ .