
DISCRETE SEMICONDUCTORS

DATA SHEET



PUMF12 PNP general purpose transistor; NPN resistor-equipped transistor

Product data sheet 2002 Nov 07



PNP general purpose transistor; NPN resistor-equipped transistor

PUMF12

FEATURES

- General purpose transistor and resistor equipped transistor in one package
- 100 mA collector current
- 50 V collector-emitter voltage
- 300 mW total power dissipation
- SOT363 package; replaces two SOT323 (SC-70) packaged devices on same PCB area
- · Reduced pick and place costs.

APPLICATIONS

- Power management switch for portable equipment,
 e.g. cellular phone and CD player
- · Switch for regulator.

DESCRIPTION

PNP general purpose transistor and an NPN resistor-equipped transistor in a SOT363 (SC-88) plastic package.

MARKING

TYPE NUMBER	MARKING CODE(1)
PUMF12	R2*

Note


- 1. * = p: Made in Hong Kong.
 - * = t: Made in Malaysia.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT			
TR1 (PNP)						
V _{CEO}	collector-emitter voltage	-50	V			
I _C	collector current (DC)	-100	mA			
I _{CM}	peak collector current	-200	mA			
TR2 (NPN)	TR2 (NPN)					
V _{CEO}	collector-emitter voltage	50	V			
Io	output current (DC)	100	mA			
R1	bias resistor	22	kΩ			
R2	bias resistor	47	kΩ			

PINNING

PIN		DESCRIPTION
1, 4	emitter	TR1; TR2
2, 5	base	TR1; TR2
6, 3	collector	TR1; TR2



PNP general purpose transistor; NPN resistor-equipped transistor

PUMF12

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
Per transistor						
P _{tot}	total power dissipation	T _{amb} ≤ 25 °C; note 1	_	200	mW	
T _{stg}	storage temperature range		-65	+150	°C	
Tj	junction temperature		_	150	°C	
T _{amb}	operating ambient temperature		-65	+150	°C	
TR1 (PNP)						
V _{CBO}	collector-base voltage	open emitter	-	-50	V	
V _{CEO}	collector-emitter voltage	open base	_	-40	V	
V _{EBO}	emitter-base voltage	open collector	_	-5	V	
I _C	collector current (DC)		-	-100	mA	
I _{CM}	peak collector current		_	-200	mA	
TR2 (NPN)						
V_{CBO}	collector-base voltage	open emitter	-	50	V	
V _{CEO}	collector-emitter voltage	open base	_	50	V	
V_{EBO}	emitter-base voltage	open collector	-	10	V	
Vi	input voltage					
	positive		_	+40	V	
	negative		_	-10	V	
I _O	output current (DC)		_	100	mA	
I _{CM}	peak collector current		-	100	mA	
Per device			 	-		
P _{tot}	total power dissipation	T _{amb} ≤ 25 °C; note 1	_	300	mW	

Note

1. Device mounted on an FR4 printed-circuit board.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient	note 1	416	K/W

Note

1. Device mounted on an FR4 printed-circuit board.

PNP general purpose transistor; NPN resistor-equipped transistor

PUMF12

CHARACTERISTICS


 T_{amb} = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
TR1 (PNP)							
I _{CBO}	collector cut-off current	$V_{CB} = -30 \text{ V}; I_{E} = 0$	_	_	-100	nA	
		$V_{CB} = -30 \text{ V}; I_E = 0; T_j = 150 ^{\circ}\text{C}$	_	=	-10	μΑ	
I _{EBO}	emitter cut-off current	$V_{EB} = -4 \text{ V}; I_C = 0$	_	_	-100	nA	
V _{CEsat}	saturation voltage	$I_C = -50 \text{ mA}$; $I_B = -5 \text{ mA}$; note 1	_	_	-200	mV	
h _{FE}	DC current gain	$V_{CE} = -6 \text{ V}; I_{C} = -1 \text{ mA}$	120	=	=		
C _c	collector capacitance	$V_{CB} = -12 \text{ V}; I_E = i_e = 0; f = 1 \text{ MHz}$	_	-	2.2	pF	
f _T	transition frequency	$V_{CE} = -12 \text{ V}; I_{C} = -2 \text{ mA}; f = 100 \text{ MHz}$	100	_	_	MHz	
TR2 (NPN)							
I _{CBO}	collector-base cut-off current	V _{CB} = 50 V; I _E = 0	_	_	100	nA	
I _{CEO}	collector-emitter cut-off current	V _{CE} = 30 V; I _B = 0	_	_	1	μΑ	
		$V_{CE} = 30 \text{ V}; I_{B} = 0; T_{j} = 150 ^{\circ}\text{C}$	_	-	50	μΑ	
I _{EBO}	emitter-base cut-off current	V _{EB} = 5 V; I _C = 0	_	_	120	μΑ	
h _{FE}	DC current gain	$V_{CE} = 5 \text{ V}; I_{C} = 5 \text{ mA}$	80	-	-		
V _{CEsat}	saturation voltage	$I_C = 10 \text{ mA}; I_B = 0.5 \text{ mA}$	_	-	150	mV	
V _{i(off)}	input off voltage	$V_{CE} = 5 \text{ V}; I_{C} = 100 \mu\text{A}$	_	0.9	0.5	V	
V _{i(on)}	input on voltage	$V_{CE} = 0.3 \text{ V}; I_{C} = 2 \text{ mA}$	2	1.1	-	V	
R1	input resistor		15.4	22	28.6	kΩ	
<u>R2</u>	resistor ratio		1.7	2.1	2.6		
R1							
C_c	collector capacitance	$V_{CB} = 10 \text{ V}; I_{E} = i_{e} = 0; f = 1 \text{ MHz}$	_	_	2.5	pF	

Note

1. Device mounted on an FR4 printed-circuit board.

APPLICATION INFORMATION




PNP general purpose transistor; NPN resistor-equipped transistor

PUMF12

PACKAGE OUTLINE

Plastic surface mounted package; 6 leads

SOT363



OUTLINE		REFERENCES		EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT363			SC-88			97-02-28

0.65

0.45 0.15 0.25 0.15

0.2

0.1

2002 Nov 07 5

0.30

0.20

1.1 0.8

0.1

mm

0.25 0.10 2.2 1.8 1.35 1.15

1.3

PNP general purpose transistor; NPN resistor-equipped transistor

PUMF12

DATA SHEET STATUS

DOCUMENT STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾	DEFINITION
Objective data sheet	Development	This document contains data from the objective specification for product development.
Preliminary data sheet	Qualification	This document contains data from the preliminary specification.
Product data sheet	Production	This document contains the product specification.

Notes

- 1. Please consult the most recently issued document before initiating or completing a design.
- The product status of device(s) described in this document may have changed since this document was published
 and may differ in case of multiple devices. The latest product status information is available on the Internet at
 URL http://www.nxp.com.

DISCLAIMERS

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions

above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

NXP Semiconductors

Customer notification

This data sheet was changed to reflect the new company name NXP Semiconductors. No changes were made to the content, except for the legal definitions and disclaimers.

Contact information

For additional information please visit: http://www.nxp.com

For sales offices addresses send e-mail to: salesaddresses@nxp.com

© NXP B.V. 2009

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands 613514/01/pp7 Date of release: 2002 Nov 07 Document order number: 9397 750 10311

