

Wireless Components

ASK/FSK Single Conversion Receiver TDA 5221 Version 0.1

Target Specification October 2001

preliminary

Revision History		
	on: 0.1. as of 31 nat this is a targe	.10.01 It specification that is subject to change.
Previous Version: n.a.		
Page (in previous Version)	Page(s) (in current Version)	Subjects (major changes since last revision)

ABM[®], AOP[®], ARCOFI[®], ARCOFI[®]-BA, ARCOFI[®]-SP, DigiTape[®], EPIC[®]-1, EPIC[®]-S, ELIC[®], FALC[®]54, FALC[®]56, FALC[®]-E1, FALC[®]-LH, IDEC[®], IOM[®], IOM[®]-1, IOM[®]-2, IPAT[®]-2, ISAC[®]-P, ISAC[®]-S, ISAC[®]-S, TE, ISAC[®]-P, TE, ITAC[®], IWE[®], MUSAC[®]-A, OCTAT[®]-P, QUAT[®]-S, SICAT[®], SICOFI[®], SICOFI[®]-2, SICOFI[®]-4, SICOFI[®]-4, SICOFI[®] are registered trademarks of Infineon Technologies AG.

ACE™, ASM™, ASP™, POTSWIRE™, QuadFALC™, SCOUT™ are trademarks of Infineon Technologies AG.

Edition 10.01 Published by Infineon Technologies AG, Balanstraße 73, 81541 München

© Infineon Technologies AG October 2001.

All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred. Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Infineon Technologies AG, may only be used in life-support devices or systems² with the express written approval of the Infineon Technologies AG.

1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that lifesupport device or system, or to affect its safety or effectiveness of that device or system.

2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.



Product Info

General Description	The IC is a very low power consump- tion single chip FSK/ASK Superhet- erodyne Receiver (SHR) for the frequency band 300 to 340 MHz. The IC offers a high level of integration and needs only a few external compo- nents. The device contains a low noise amplifier (LNA), a double balanced mixer, a fully integrated VCO, a PLL synthesiser, a crystal oscillator, a lim- iter with RSSI generator, a PLL FSK demodulator, a data filter, a data com- parator (slicer) and a peak detector. Additionally there is a power down fea- ture to save battery life.	ARTARAT
Features	 Low supply current (Is = 6.4 mA typ. in FSK mode, Is = 5.6 mA typ. in ASK mode) Supply voltage range 5V ±10% Power down mode with very low supply current (50nA typ.) FSK and ASK demodulation capability Fully integrated VCO and PLL Synthesiser ASK sensitivity better than -110 dBm over specified temperature range (- 40 to +105°C) 	 Selectable frequency ranges 300- 320 MHz and 300-340 MHz Limiter with RSSI generation, operating at 10.7MHz Selectable reference frequency 2nd order low pass data filter with external capacitors Data slicer with self-adjusting threshold FSK sensitivity better than -102 dBm over specified tempera- ture range (- 40 to +105°C)
Applications	Keyless Entry SystemsRemote Control Systems	Alarm SystemsLow Bitrate Communication Systems

Ordering Information

Туре	Ordering Code	Package
TDA 5221	Q67037-A1147	P-TSSOP-28-1
samples available		

Table of Contents

1	Table	of Contents	i
2	Produ	ct Description	1
	2.1	Overview	2
	2.2	Application	2
	2.3	Features	2
	2.4	Package Outlines	3
3	Funct	ional Description	1
	3.1	Pin Configuration	2
	3.2	Pin Definition and Function	3
	3.3	Functional Block Diagram.	9
	3.4	Functional Blocks	9
	3.4.1	Low Noise Amplifier (LNA)	9
	3.4.2	Mixer	10
	3.4.3	PLL Synthesizer	10
	3.4.4	Crystal Oscillator	10
	3.4.5	Limiter	10
	3.4.6	FSK Demodulator	11
	3.4.7	Data Filter	11
	3.4.8	Data Slicer	12
	3.4.9	Peak Detector	12
	3.4.10	Bandgap Reference Circuitry	12

4	Applie	cations	1
	4.1	Choice of LNA Threshold Voltage and Time Constant.	2
	4.2	Data Filter Design	4
	4.3	Quartz Load Capacitance Calculation	5
	4.4	Quartz Frequency Calculation	6
	4.5	Data Slicer Threshold Generation	7
	4.6	ASK/FSK Switch Functional Description	8
	4.6.1	FSK Mode	9
	4.6.2	ASK Mode	10
	4.7	Principle of the Precharge Circuit	11
5	Refer	ence	1

5.1	Electrical Data	2
5.1.2	Operating Range	3
5.1.3	AC/DC Characteristics at TAMB = 25°C	4
5.1.4	AC/DC Characteristics at TAMB = -40 to 105°C	9



Contents of this Chapter

Overview	2-2
Application	2-2
Features	2-2
Package Outlines	2-3
	Application



2.1 Overview

The IC is a very low power consumption single chip FSK/ASK Superheterodyne Receiver (SHR) for receive frequencies between 300 and 340 MHz. The IC offers a high level of integration and needs only a few external components. The device contains a low noise amplifier (LNA), a double balanced mixer, a fully integrated VCO, a PLL synthesiser, a crystal oscillator, a limiter with RSSI generator, a PLL FSK demodulator, a data filter, a data comparator (slicer) and a peak detector. Additionally there is a power down feature to save battery life.

2.2 Application

- Keyless Entry Systems
- Remote Control Systems
- Alarm Systems
- Low Bitrate Communication Systems

2.3 Features

- Low supply current ($I_s = 6.4$ mA typ.FSK mode, 5.6 mA typ. ASK mode)
- Supply voltage range 5V ±10%
- Power down mode with very low supply current (50nA typ.)
- FSK and ASK demodulation capability
- Fully integrated VCO and PLL Synthesiser
- RF input sensitivity ASK -113dBm typ. at 25°C, better than -110dBm over complete specified operating temperature range (-40 to +105°C)
- RF input sensitivity FSK -105dBm typ. at 25°C, better than -102dBm over complete specified operating temperature range (-40 to +105°C)
- Receive frequency range between 310 and 340 MHz
- Selectable reference frequency
- Limiter with RSSI generation, operating at 10.7MHz
- 2nd order low pass data filter with external capacitors
- Data slicer with self-adjusting threshold



P_TSSOP_28.EPS

2.4 Package Outlines




Figure 2-1 P-TSSOP-28-1 package outlines



Contents of this Chapter

3.1	Pin Configuration	3-2
3.2	Pin Definition and Function	3-3
3.3	Functional Block Diagram	3-9
3.4	Functional Blocks	3-9



3.1 Pin Configuration


Pin_Configuration_5221.wmf

Figure 3-1 IC Pin Configuration




3.2 Pin Definition and Function

In the subsequent table the internal circuits connected to the pins of the device are shown. ESD-protection circuits are omitted to ease reading.






Functional Description




Functional Description








Functional Description



Wireless Components


Functional Description








Functional Description





3.3 Functional Block Diagram



Functional_diagram_5221.wmf

Figure 3-2 Main Block Diagram

3.4 Functional Blocks

3.4.1 Low Noise Amplifier (LNA)

The LNA is an on-chip cascode amplifier with a voltage gain of 15 to 20dB. The gain figure is determined by the external matching networks situated ahead of LNA and between the LNA output **LNO** (Pin 6) and the Mixer Inputs **MI** and **MIX** (Pins 8 and 9). The noise figure of the LNA is approximately 3dB, the current consumption is 500µA. The gain can be reduced by approximately 18dB. The switching point of this AGC action can be determined externally by applying a threshold voltage at the **THRES** pin (Pin 23). This voltage is compared internally with the received signal (RSSI) level generated by the limiter circuitry. In case that the RSSI level is higher than the threshold voltage the LNA gain is reduced and vice versa. The threshold voltage can be generated by attaching a voltage divider between the **3VOUT** pin (Pin 24) which provides a temperature stable 3V output generated from the internal bandgap voltage and the **THRES** pin as described in Section 4.1. The time constant of the AGC action can be determined by connecting a capacitor to the **TAGC** pin (Pin 4) and should be chosen along with the appropriate threshold voltage according to the internded operat-



ing case and interference scenario to be expected during operation. The optimum choice of AGC time constant and the threshold voltage is described in Section 4.1.

3.4.2 Mixer

The Double Balanced Mixer downconverts the input frequency (RF) in the range of 310-350MHz to the intermediate frequency (IF) at 10.7MHz with a voltage gain of approximately 21dB by utilising either high- or low-side injection of the local oscillator signal. In case the mixer is interfaced only single-ended, the unused mixer input has to be tied to ground via a capacitor. The mixer is followed by a low pass filter with a corner frequency of 20MHz in order to suppress RF signals to appear at the IF output (**IFO** pin). The IF output is internally consisting of an emitter follower that has a source impedance of approximately 330 Ω to facilitate interfacing the pin directly to a standard 10.7MHz ceramic filter without additional matching circuitry.

3.4.3 PLL Synthesizer

The Phase Locked Loop synthesizer consists of a VCO, an asynchronous divider chain, a phase detector with charge pump and a loop filter and is fully implemented on-chip. The VCO is including spiral inductors and varactor diodes. The **FSEL** pin (Pin11) has to be left open. The tuning range of the VCO was designed to guarantee over production spread and the specified temperature range a receive frequency range between 300 and 340 MHz depending on whether high- or low-side injection of the local oscillator is used. The oscillator signal is fed both to the synthesiser divider chain and to a divider that is dividing the signal by 2 before it is applied to the downconverting mixer. Local oscillator high side injection has to be used for receive frequencies between approximately 300 and 320 MHz, low side injection for receive frequencies between 320 and 340MHz - see also Section 4.4..

3.4.4 Crystal Oscillator

The calculation of the value of the necessary quartz load capacitance is shown in Section 4.3, the quartz frequency calculation is explained in Section 4.4.

3.4.5 Limiter

The Limiter is an AC coupled multistage amplifier with a cumulative gain of approximately 80 dB that has a bandpass-characteristic centred around 10.7 MHz. It has a typical input impedance of 330 Ω to allow for easy interfacing to a 10.7 MHz ceramic IF filter. The limiter circuit also acts as a Receive Signal Strength Indicator (RSSI) generator which produces a DC voltage that is

directly proportional to the input signal level as can be seen in Figure 4-2. This signal is used to demodulate ASK-modulated receive signals in the subsequent baseband circuitry. The RSSI output is applied to the modulation format switch, to the Peak Detector input and to the AGC circuitry.

In order to demodulate ASK signals the MSEL pin has to be in its 'High'-state as described in the next chapter.

3.4.6 FSK Demodulator

To demodulate frequency shift keyed (FSK) signals a PLL circuit is used that is contained fully on chip. The Limiter output differential signal is fed to the linear phase detector as is the output of the 10.7 MHz center frequency VCO. The demodulator gain is typically 140μ V/kHz. The passive loop filter output that is comprised fully on chip is fed to both the VCO and the modulation format switch described in more detail below. This signal is representing the demodulated signal with low frequencies applied to the demodulator demodulated to logic ones and high frequencies demodulated to logic zeroes. However this is only valid in case the local oscillator is low-side injected to the mixer which is applicable to receive frequencies above 330MHz (e.g. 345MHz). In case of receive frequencies logical ones due to a sign inversion in the downconversion mixing process. See also Section 4.4.

The modulation format switch is actually a switchable amplifier with an AC gain of 11 that is controlled by the **MSEL** pin (Pin 15) as shown in the following table. This gain was chosen to facilitate detection in the subsequent circuits. The DC gain is 1 in order not to saturate the subsequent Data Filter with the DC offset produced by the demodulator in case of large frequency offsets of the IF signal. The resulting frequency characteristic and details on the principle of operation of the switch are described in Section 4.6.

Table 3-2 MSEL Pin Operating States	
MSEL	Modulation Format
Open	ASK
Shorted to ground	FSK

The demodulator circuit is switched off in case of reception of ASK signals.

3.4.7 Data Filter

The data filter comprises an OP-Amp with a bandwidth of 100kHz used as a voltage follower and two $100k\Omega$ on-chip resistors. Along with two external capacitors a 2nd order Sallen-Key low pass filter is formed. The selection of the capacitor values is described in Section 4.2.



3.4.8 Data Slicer

The data slicer is a fast comparator with a bandwidth of 100 kHz. This allows for a maximum receive data rate of up to 100kBaud. The maximum achievable data rate also depends on the IF Filter bandwidth and the local oscillator tolerance values. Both inputs are accessible. The output delivers a digital data signal (CMOS-like levels) for subsequent circuits. A self-adjusting slicer-threshold on pin 20 its generated by a RC-term. In ASK-mode alternatively a scaled value of the voltage at the PDO-output (approx. 87%) can be used as the slicer-threshold. The data slicer threshold generation alternatives are described in more detail in Section 4.5.

3.4.9 Peak Detector

The peak detector generates a DC voltage which is proportional to the peak value of the receive data signal. A capacitor is necessary. The input is connected to the output of the RSSI-output of the Limiter, the output is connected to the **PDO** pin (Pin 26). This output can be used as an indicator for the received signal strength to use in wake-up circuits and as a reference for the data slicer in ASK mode. Note that the RSSI level is also output in case of FSK mode.

3.4.10 Bandgap Reference Circuitry

A Bandgap Reference Circuit provides a temperature stable reference voltage for the device. A power down mode is available to switch off all subcircuits which is controlled by the PWDN pin (Pin 27) as shown in the following table. The supply current drawn in this case is typically 50nA.

Table 3-3 PDWN Pin Operating States	
PDWN	Operating State
Open or tied to ground	Powerdown Mode
Tied to Vs	Receiver On




Contents of this Chapter

4.1	Choice of LNA Threshold Voltage and Time Constant	. 4-2
4.2	Data Filter Design	. 4-4
4.3	Quartz Load Capacitance Calculation	. 4-5
4.4	Quartz Frequency Calculation	. 4-6
4.5	Data Slicer Threshold Generation	. 4-7
4.6	ASK/FSK Datapatch Functional Description	. 4-8
4.7	Principle of the Precharge Circuit	4-11



4.1 Choice of LNA Threshold Voltage and Time Constant

In the following figure the internal circuitry of the LNA automatic gain control is shown.



LNA_autom.wmf

Figure 4-1 LNA Automatic Gain Control Circuitry

The LNA automatic gain control circuitry consists of an operational transimpedance amplifier that is used to compare the received signal strength signal (RSSI) generated by the Limiter with an externally provided threshold voltage U_{thres} . As shown in the following figure the threshold voltage can have any value between approximately 0.8 and 2.8V to provide a switching point within the receive signal dynamic range.

This voltage U_{thres} is applied to the **THRES** pin (Pin 23) The threshold voltage can be generated by attaching a voltage divider between the **3VOUT** pin (Pin 24) which provides a temperature stable 3V output generated from the internal bandgap voltage and the **THRES** pin. If the RSSI level generated by the Limiter is higher than U_{thres} , the OTA generates a positive current I_{load} . This yields a voltage rise on the **TAGC** pin (Pin 4). Otherwise, the OTA generates a negative current. These currents do not have the same values in order to achieve a fast-attack and slow-release action of the AGC and are used to charge an external capacitor which finally generates the LNA gain control voltage.








Figure 4-2 RSSI Level and Permissive AGC Threshold Levels

The switching point should be chosen according to the intended operating scenario. The determination of the optimum point is described in the accompanying Application Note, a threshold voltage level of 1.8V is apparently a viable choice. It should be noted that the output of the **3VOUT** pin is capable of driving up to 50µA, but that the **THRES** pin input current is only in the region of 40nA. As the current drawn out of the **3VOUT** pin is directly related to the receiver power consumption, the power divider resistors should have high impedance values. The sum of R1 and R2 has to be $600k\Omega$ in order to yield 3V at the **3VOUT** pin. R1 can thus be chosen as $240k\Omega$, R2 as $360k\Omega$ to yield an overall **3VOUT** output current of 5μ A¹ and a threshold voltage of 1.8V

Note: If the LNA gain shall be kept in either high or low gain mode this has to be accomplished by tying the **THRES** pin to a fixed voltage. In order to achieve high gain mode operation, a voltage higher than 2.8V shall be applied to the **THRES** pin, such as a short to the **3VOLT** pin. In order to achieve low gain mode operation a voltage lower than 0.7V shall be applied to the **THRES**, such as a short to ground.


As stated above the capacitor connected to the **TAGC** pin is generating the gain control voltage of the LNA due to the charging and discharging currents of the OTA and thus is also responsible for the AGC time constant. As the charging and discharging currents are not equal two different time constants will result. The time constant corresponding to the charging process of the capacitor shall be chosen according to the data rate. According to measurements performed at Infineon the capacitor value should be greater than 47nF.

1. note the 20k $\!\Omega$ resistor in series with the 3.1V internal voltage source



4.2 Data Filter Design

Utilising the on-board voltage follower and the two $100k\Omega$ on-chip resistors a 2nd order Sallen-Key low pass data filter can be constructed by adding 2 external capacitors between pins 19 (SLP) and 22 (FFB) and to pin 21 (OPP) as depicted in the following figure and described in the following formulas¹.





(1)(2)

$$C1 = \frac{2Q\sqrt{b}}{R2\Pi f_{3dB}} \qquad C2 = \frac{\sqrt{b}}{4QR\Pi f_{3dB}}$$

with

$$Q = \frac{\sqrt{b}}{a}$$

(3) the quality factor of the poles

where

in case of a Bessel filter a = 1.3617, b = 0.618 and thus Q = 0.577 $\,$

and in case of a Butterworth filtera = 1.414, b = 1and thus Q = 0.71

Example: Butterworth filter with $f_{3dB} = 5kHz$ and R = 100k Ω :

$$C_1 = 450 pF, C_2 = 225 pF$$

1. taken from Tietze/Schenk: Halbleiterschaltungstechnik, Springer Berlin, 1999



4.3 Quartz Load Capacitance Calculation

The value of the capacitor necessary to achieve that the quartz oscillator is operating at the intended frequency is determined by the reactive part of the negative resistance of the oscillator circuit as shown in Section 5.1.3 and by the quartz specifications given by the quartz manufacturer.




Figure 4-4 Determination of Series Capacitance Value for the Quartz Oscillator

Crystal specified with load capacitance

$$C_s = \frac{1}{\frac{1}{C_l} + 2\pi f X_L}$$

with C₁ the load capacitance (refer to the quartz crystal specification).

Example:

10.18 MHz: $C_L = 12 \text{ pF}$ $X_L = 870 \Omega$ $C_S = 7.2 \text{ pF}$

This value may be obtained by putting two capacitors in series to the quartz, such as 18pF and 22pF in the 5.1MHz case and 18pF and 12pF in the 10.2MHz case.



4.4 Quartz Frequency Calculation

As described in Section 3.4.3 the operating range of the on-chip VCO is wide enough to guarantee a receive frequency range between 300 and 340MHz. The VCO signal is divided by 2 before applied to the mixer . This local oscillator signal can be used to downconvert the RF signals both with high- or low-side injection at the mixer. High-side injection of the local oscillator has to be used for receive frequencies between 300 and 320 MHz. In this case the local oscillator frequency is calculated by adding the IF frequency (10.7 MHz) to the RF frequency. In this case the higher frequency of a FSK-modulated signal is demodulated as a logical one (high).

Low-side injection has to be used for receive frequencies between 320 and 340 MHz. The local oscillator frequency is calculated by subtracting the IF frequency (10.7 MHz) from the RF frequency then. Please note that in this case sign-inversion occurs and the higher frequency of a FSK-modulated signal is demodulated as a logical zero (low). The overall division ratios in the PLL are 32 or 32.25 depending on whether the FSEL-pin is left open or tied to ground.

Therefore the quartz frequency may be calculated by using the following formula:

$$f_{\rm QU} = (f_{\rm RF} \pm 10.7) / r$$

- with $f_{\rm RF}$ receive frequency
 - f_{LO} local oscillator (PLL) frequency ($f_{RF} \pm 10.7$)
 - f_{QU} quartz oscillator frequency
 - r ratio of local oscillator (PLL) frequency and quartz frequency as shown in the subsequent table

Table 4-1 PLL Division Ratio Dependence on States of CSEL								
FSEL	Ratio r = (f _{LO} /f _{QU})							
High	32							
Low	32.25							

This yields the following examples:

FSEL is 'Low':

$$f_{\rm OU} = (31855MHz + 10.7MHz)/3225 = 10.209375MHz$$

FSEL is 'High':

$$f_{\rm OU} = (316MHz + 10.7MHz)/32 = 10.209375 MHz$$



4.5 Data Slicer Threshold Generation

The threshold of the data slicer can be generated using an external R-C integrator as shown in Figure 4-5. The cut-off frequency of the R-C integrator has to be lower than the lowest frequency appearing in the data signal. In order to keep distortion low, the minimum value for R is $20k\Omega$.




Figure 4-5 Data Slicer Threshold Generation with External R-C Integrator

In case of ASK operation another possibility for threshold generation is to use the peak detector in connection with an internal resistive divider and one capacitor as shown in the following figure. The component values are depending on the coding scheme and the protocol used.




Figure 4-6 Data Slicer Threshold Generation Utilising the Peak Detector



4.6 ASK/FSK Datapatch Functional Description

The TDA5221 is containing an ASK/FSK switch which can be controlled via Pin 15 (MSEL). This switch is actually consisting of 2 operational amplifiers that are having a gain of 1 in case of the ASK amplifier and a gain of 11 in case of the FSK amplifier in order to achieve an appropriate demodulation gain characteristic. In order to compensate for the DC-offset generated especially in case of the FSK PLL demodulator there is a feedback connection between the threshold voltage of the bit slicer comparator (Pin 20) to the negative input of the FSK switch amplifier.

In ASK-mode alternatively to the voltage at Pin 20 (SLN) a value of approx. 87% of the peak-detector output-voltage at Pin 26 (PDO) can be used as the slicer-reference level. The selection between these modes is controlled by Pin 16 (SSEL). This is shown in the following figure.




Figure 4-7 ASK/FSK mode datapath



4.6.1 FSK Mode

The FSK datapath has a bandpass characterisitc due to the feedback shown above (highpass) and the data filter (lowpass). The lower cutoff frequency f2 is determined by the external RC-combination. The upper cutoff frequency f3 is determined by the data filter bandwidth.

The demodulation gain of the FSK PLL demodulator is 140μ V/kHz. This gain is increased by the gain v of the FSK switch, which is 11. Therefore the resulting dynamic gain of this circuit is 1.5mV/kHz within the bandpass. The gain for the DC content of FSK signal remains at 140μ V/kHz. The cutoff frequencies of the bandpass have to be chosen such that the spectrum of the data signal is influenced in an acceptable amount.

In case that the user data is containing long sequences of logical zeroes the effect of the drift-off of the bit slicer threshold voltage can be lowered if the offset voltage inherent at the negative input of the slicer comparator (Pin20) is used. The comparator has no hysteresis built in.

This offset voltage is generated by the bias current of the negative input of the comparator (i.e. 20nA) running over the external resistor R. This voltage raises the voltage appearing at pin 20 (e.g. 1mV with R = 100k Ω). In order to obtain benefit of this asymmetrical offset for the demodulation of long zeros the lower of the two FSK frequencies should be chosen in the transmitter as the zero-symbol frequency.

In the following figure the shape of the above mentioned bandpass is shown.




Figure 4-8 Frequency characterstic in case of FSK mode

The cutoff frequencies are calculated with the following formulas:

$$f_1 = \frac{1}{2\pi \frac{R \cdot 330k\Omega}{R + 330k\Omega} \cdot C}$$



$$f_2 = v \cdot f_1 = 11 \cdot f_1$$

$$f_3 = f_{3dB}$$

 f_3 is the 3dB cutoff frequency of the data filter - see Section 4.2.

Example:

 $R = 100k\Omega, C = 47nF$

This leads to $f_1 = 44$ Hz and $f_2 = 485$ Hz

4.6.2 ASK Mode

In case the receiver is operated in ASK mode the datapath frequency charactersitic is dominated by the data filter alone, thus it is lowpass shaped. The cutoff frequency is determined by the external capacitors C12 and C14 and the internal 100k resistors as described in Section 4.2




Figure 4-9 Frequency charcteristic in case of ASK mode



4.7 Principle of the Precharge Circuit

In case the data slicer threshold shall be generated with an external RC network as described in Section 4.5 it is necessary to use large values for the capacitor C attached to the **SLN** pin (pin 20) in order to achieve long time constants. This results also from the fact that the choice of the value for R connected between the **SLP** and **SLN** pins (pins 19 and 20) is limited by the 330k Ω resistor appearing in parallel to R as can be seen in Figure 4-7. Apart from this a resistor value of 100k Ω leads to a voltage offset of 1mv at the comparator input as described in Section 4.6.1. The resulting startup time constant τ_1 can be calculated with:


 $\tau_1 = (\mathsf{R} // 330 \mathsf{k}\Omega) \cdot \mathsf{C}$

In case R is chosen to be $100 \text{k}\Omega$ and C is chosen as 47 nF this leads to

 $\tau_1 = (100k\Omega // 330k\Omega) \cdot 47nF = 77k\Omega \cdot 47nF = 3.6ms$

When the device is turned on this time constant dominates the time necessary for the device to be able to demodulate data properly. In the powerdown mode the capacitor is only discharged by leakage currents.

In order to reduce the turn-on time in the presence of large values of C a precharge circuit was included in the TDA5221 as shown in the following figure.



precharge.WMF

Figure 4-10 Principle of the precharge circuit



This circuit charges the capacitor C with an inrush current I_{load} of typically 220µA for a duration of T_2 until the voltage U_c appearing on the capacitor is equal to the voltage U_s at the input of the data filter. This voltage is limited to 2.5V. As soon as these voltages are equal or the duration T_2 is exceeded the precharge circuit is disabled.

 τ_2 is the time constant of the charging process of C which can be calculated as

 $\tau_2 \approx 20 k \Omega \cdot C2$

as the sum of R1 and R2 is sufficiently large and thus can be neglected. T2 can then be calculated according to the following formula:

$$T_2 = \tau_2 \ln \left(\frac{1}{1 - \frac{2.4V}{3V}}\right) \approx \tau_2 \cdot 1.6$$

The voltage transient during the charging of C2 is shown in the following figure:




Figure 4-11 Voltage appearing on C2 during precharging process

The voltage appearing on the capacitor C connected to pin 20 is shown in the following figure. It can be seen that due to the fact that it is charged by a constant current source it exhibits is a linear increase in voltage which is limited to $U_{Smax} = 2.5V$ which is also the approximate operating point of the data filter input. The time constant appearing in this case can be denoted as T3, which can be calculated with

$$T3 = \frac{U_{\text{Smax}} \cdot C}{220 \mu \text{A}} = \frac{2.5 \text{V}}{220 \mu \text{A}} \cdot C$$






Figure 4-12 Voltage transient on capacitor C attached to pin 20

As an example the choice of C2 = 22nF and C = 47nF yields

 $\tau_2 = 0.44 ms$ $T_2 = 0.71 ms$ $T_3 = 0.53 ms$

This means that in this case the inrush current could flow for a duration of 0.64ms but stops already after 0.49ms when the U_{Smax} limit has been reached. T3 should always be chosen to be shorter than T2.

It has to be noted finally that during the turn-on duration T2 the overall device power consumption is increased by the 220μ A needed to charge C.

The precharge circuit may be disabled if C2 is not equipped. This yields a T2 close to zero. Note that the sum of R4 and R5 has to be $600k\Omega$ in order to produce 3V at the THRES pin as this voltage is internally used also as the reference for the FSK demodulator.



Contents of this Chapter

5.1	Electrical Data	5-2



5.1 Electrical Data

5.1.1 Absolute Maximum Ratings



WARNING

The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC will result.

Tabl	e 5-1 Absolute Maximum Ratings, Ambient te	mperature T _{AM}	_В =-40°С .	+ 105°C		
#	Parameter	Symbol	Limit	Values	Unit	Remarks
			min	max		
1	Supply Voltage	Vs	-0.3	5.5	V	
2	Junction Temperature	Тj	-40	+150	°C	
3	Storage Temperature	Τ _s	-40	+125	°C	
4	Thermal Resistance	R _{thJA}		114	K/W	
5	ESD integrity, all pins excl. Pins 1,3, 6, 28 ESD integrity Pins 1,3,6,28	V _{ESD}		+2 +1.5	kV kV	HBM according to MIL STD 883D, method 3015.7



5.1.2 Operating Range

Within the operational range the IC operates as explained in the circuit description. The AC/DC characteristic limits are not guaranteed. Currents flowing into the device are denoted as positive currents and v.v.

Supply voltage: VCC = 4.5V .. 5.5V

Та	ble 5-2 Operating Range, A	mbient temp	erature T	AMB = -40 °	°C + 1	05°C		
#	Parameter	Symbol	Limit \	Values	Unit	Test Conditions	L	Item
			min	max				
1	Supply Current	I _{SF}	t.b.d. t.b.d.	t.b.d.	mA	f _{RF} = 315MHz, FSK Mode		
		I _{SA}	1.0.0.	t.b.d.	mA	f _{RF} = 315MHz, ASK Mode		
2	Receiver Input Level ASK FSK, frequ. dev. ± 50kHz	RF _{in}	-110 -102	-13 -13	dBm dBm	 @ source impedance 50Ω, BER 2E-3, average power level, Manchester encoded datarate 4kBit, 280kHz IF Bandwidth 	•	
3	LNI Input Frequency	f _{RF}	300	340	MHz			
4	MI/X Input Frequency	f _{MI}	300	340	MHz			
5	3dB IF Frequency Range ASK FSK	f _{IF -3dB}	5 10.4	23 11	MHz		•	
6	Powerdown Mode On	PWDN _{ON}	0	0.8	V			
7	Powerdown Mode Off	PWDN _{OFF}	2	V _S	V			
8	Gain Control Voltage, LNA high gain state	V _{THRES}	2.8	V _S	V			
9	Gain Control Voltage, LNA low gain state	V _{THRES}	0	0.7	V			

This value is guaranteed by design.



AC/DC Characteristics at T_{AMB} = 25°C 5.1.3

AC/DC characteristics involve the spread of values guaranteed within the specified voltage and ambient temperature range. Typical characteristics are the median of the production. Currents flowing into the device are denoted as positive currents and vice versa.

The device performance parameters marked with were measured on an Infineon evaluation board as described in Section 5.2.

Та	ble 5-3 AC/DC Character								
	Parameter	Symbol	L	imit Valu	es	Unit	Test Conditions	L	Item
			min	typ	max				
Su	pply								
Su	pply Current								
1	Supply current, standby mode	I _{S PDWN}		50	t.b.d.	nA	Pin 27 (PDWN) open or tied to 0 V		
2	Supply current, device operating in FSK mode	I _{SF}	t.b.d.	6.4	t.b.d.	mA	Pin 11 (FSEL) open, Pin 15 (MSEL) tied to GND		
3	Supply current, device operating in ASK mode	I _{SA}	t.b.d.	5.6	t.b.d.	mA	Pin 11 (FSEL) open, Pin 15 (MSEL) open		
LN									
Się	gnal Input LNI (PIN 3), V _T		nigh gail						
1	Average Power Level at BER = 2E-3 (Sensitivity)	RF _{in}		-113		dBm	Manchester encoded datarate 4kBit, 280kHz IF Bandwidth	•	
2	Average Power Level at BER = 2E-3 (Sensitivity) FSK	RF _{in}		-105		dBm	Manchester enc. datarate 4kBit, 280kHz IF Bandw., ± 50kHz pk. dev.	•	
3	Input impedance, f _{RF} = 315 MHz	S _{11 LNA}	0.8	395 / -25.5	deg			•	
4	Input level @ 1dB C.P. f _{RF} =315 MHz	P1dB _{LNA}		-14		dBm		•	
5	Input 3 rd order intercept point f _{RF} = 315 MHz	IIP3 _{LNA}		-10		dBm	f _{in} = 315 & 317MHz	•	
6	LO signal feedthrough at antenna port	LO _{LNI}		-119		dBm		•	
Sig	gnal Output LNO (PIN 6),	V _{THRES} > 2.8	V, high g	ain mode					
1	Gain f _{RF} = 315 MHz	S _{21 LNA}	1.5	577 / 150.3			•		
2	Output impedance,	S _{22 LNA}	0.8	397 / -10.3	deg			•	

 $f_{RF} = 315 \text{ MHz}$



	ble 5-3 AC/DC Character Parameter	Symbol		Limit Valu	ies	Unit	Test Conditions	L	ltem
		•,	min	typ	max	•			
3	Voltage Gain Antenna to MI f _{RF} = 315 MHz	G _{AntMI}		21		dB		•	
4	Noise Figure	NF _{LNA}		2		dB	excluding matching network loss - see Appendix	•	
Sig	gnal Input LNI, V _{THRES} =	GND, low gai	n mode						
1	Input impedance, f _{RF} = 315 MHz	S _{11 LNA}	0.	918 / -25.2	2 deg			•	
2	Input level @ 1dB C. P. f _{RF} = 315 MHz	P1dB _{LNA}		-7		dBm	matched input	•	
3	Input 3 rd order intercept point f _{RF} = 315 MHz	IIP3 _{LNA}		-13		dBm	f _{in} = 315 & 317MHz	•	
Sig	gnal Output LNO, V _{THRES}	= GND, low g	gain moo	de					
1	Gain f _{RF} = 315 MHz	S _{21 LNA}	0.1	193 / 153.7	7 deg			•	
2	Output impedance, f _{RF} = 315 MHz	S _{22 LNA}	0.9	907 / -10.5	i deg			•	
3	Voltage Gain Antenna to MI f _{RF} = 315 MHz	G _{AntMI}		2		dB		•	
Sig	gnal 3VOUT (PIN 24)								
1	Output voltage	V _{3VOUT}	2.9	3.1	3.3	V	3VOUT Pin open		
2	Current out	I _{3VOUT}	-3	-5	-10	μA	see Section 4.1		
Sig	gnal THRES (PIN 23)								
1	Input Voltage range	V _{THRES}	0		VS	V	see Section 4.1		
2	LNA low gain mode	V _{THRES}	0		0.3	V			
3	LNA high gain mode	V _{THRES}	3.3		VS	V	or shorted to VCC		
4	Current in	I _{THRES_in}		5		nA			
Sig	gnal TAGC (PIN 4)								
1	Current out, LNA low gain state	I _{TAGC_out}	-3.6	-4.2	-5	μA	RSSI > V _{THRES}		
2	Current in, LNA high gain state	I _{TAGC_in}	1	1.6	2.2	μA	RSSI < V _{THRES}		
MI	XER								
Sig	gnal Input MI/MIX (PINS 8	/9)							
1	Input impedance, f _{RF} = 315 MHz	S _{11 MIX}	0.	954 / -10.9) deg			•	
2	Input 3 rd order intercept	IIP3 _{MIX}		-25		dBm		•	

point



			20 0, 1	VCC = 4.3	5.5 V (c	ontinue	a)		
	Parameter	Symbol	L	imit Valu	es	Unit	Test Conditions	L	ltem
			min	typ	max				
Sig	gnal Output IFO (PIN 12)								
1	Output impedance	Z _{IFO}		330		Ω		•	
2	Conversion Voltage Gain f _{RF} = 315 MHz	G _{MIX}		21		dB		•	
3	Noise Figure, SSB (~DSB NF+3dB)	NF _{MIX}		13		dB		•	
4	RF to IF isolation	A _{RF-IF}		46		dB		•	
LIN	MITER								
Sig	gnal Input LIM/X (PINS 17/	/18)							
1	Input Impedance	Z _{LIM}	264	330	396	Ω		•	
2	RSSI dynamic range	DR _{RSSI}	60		80	dB			
3	RSSI linearity	LIN _{RSSI}		± 1		dB		•	
4	Operating frequency (3dB points)	f _{LIM}	5	10.7	23	MHz		•	
DA									
1	Useable bandwidth	BW _{BB FILT}			100	kHz		•	
2	RSSI Level at Data Fil- ter Output SLP, RF _{IN} =-103dBm	RSSI _{low}	0.3		1	V	LNA in high gain mode		
3	RSSI Level at Data Fil- ter Output SLP, RF _{IN} =-30dBm	RSSI _{high}	1.8		3	V	LNA in high gain mode		
SL	ICER								
Sig	gnal Output DATA (PIN 25	5)							
1	Maximum Datarate	DR _{max}			100	kBps	NRZ, 20pF capaci- tive loading	•	
2	LOW output voltage	V _{SLIC_L}	0		0.1	V			
3	HIGH output voltage	V _{SLIC_H}	V _S - 1.3V	V _S -1V	V _S - 0.7V	V			
Sli	cer, Negative Input (PIN 2	20)							
1	Precharge Current Out	I _{PCH_SLN}	-100	-220	-300	μA	see Section 4.7		



Та	ble 5-3 AC/DC Character	istics with T _A	25 °C, V	$v_{CC} = 4.5$	5.5 V (c	ontinue	d)						
	Parameter	Symbol	L	.imit Valu	es	Unit	Test Conditions	L	Item				
			min	min typ max									
PE	AK DETECTOR												
Sig	gnal Output PDO (PIN 26)												
1	Load current	I _{load}	-600	-950	-1300	μA							
2	Internal resistive load	R	t.b.d.	446	t.b.d.	kΩ							
CR	CRYSTAL OSCILLATOR												

Signals CRSTL1, CRISTL 2, (PINS 1/28)

1	Operating frequency	f _{CRSTL}	t.b.d.		11	MHz	fundamental mode, series resonance		
2	Input Impedance @ ~10MHz	Z ₁₋₂₈		-700 + j 865		Ω		-	
3	Serial Capacity @ ~10MHz	C _{S10} =C1		7.2		pF			

ASK/FSK Signal Switch

Sig	gnal MSEL (PIN 15)							
1	ASK Mode	V _{MSEL}	1.4		4	V	or open	
2	FSK Mode	V _{MSEL}	0		0.2	V	or tied to ground	
3	Input Bias Current MSEL	I _{MSEL}	t.b.d.	-11	t.b.d.	μA	MSEL tied to GND	

FSK DEMODULATOR

1	Demodulation Gain	G _{FMDEM}	85	140	225	μV/ kHz	
2	Useable IF Bandwidth	BWIFPLL	10.2	10.7	11.2	MHz	

POWER DOWN MODE

Się	nal PDWN (PIN 27)							
1	Powerdown Mode On	PWDN _{ON}	0		0.8	V		
2	Powerdown Mode Off	PWDN _{Off}	2.8		VS	V		
3	Input bias current PDWN	I _{PDWN}		19		μA	Power On Mode	
4	Start-up Time until valid IF signal is detected	Τ _{SU}			1	ms		

PLL DIVIDER

Sig	Signal FSEL (PIN 11)										
1	Overal divison ratio 32	V _{FSEL}	1.4		4	V	or open				
2	Overal division ratio 32.25	V _{FSEL}	0		0.2	V	or tied to GND				
3	Input bias current FSEL	I _{FSEL}	t.b.d.	-11	t.b.d.	μA	FSEL tied to GND				



Table 5-3 AC/DC Characteristics with T_A 25 °C, V_{VCC} = 4.5 5.5 V (continued)											
	Parameter	Symbol	L	.imit Valu	imit Values		Test Conditions	L	Item		
			min	typ	max						
DATA-SLICER REFERENCE-LEVEL											
Signal SSEL (PIN 16), ASK-Mode											
1	Slicer-Reference is voltage at Pin 20 (SLN)	V _{SSEL}	1.4		4	V	or open				
2	Slicer-Reference is approx. 87% of the volt- age at Pin 26 (PDO)	V _{SSEL}	0		0.2	V					
3	Input bias current SSEL	I _{SSEL}	-3	-5	-7	μA	SSEL tied to GND				

Measured only in lab.

5.1.4 AC/DC Characteristics at T_{AMB} = -40 to 105°C

Currents flowing into the device are denoted as positive currents and vice versa.

	Parameter	Limit Values			Unit	Test Conditions	L	Item	
		Symbol	min	typ	max				
Su	ipply								
Su	pply Current								
1	Supply current, standby mode	I _{S PDWN}		50	t.b.d.	nA	Pin 27 (PDWN) open or tied to 0 V		
2	Supply current, device operating in FSK mode	I _{SF}	t.b.d.	6.4	t.b.d.	mA	Pin 11 (FSEL) tied to GND, Pin 15 (MSEL) tied to GND		
3	Supply current, device operating in ASK mode	I _{SA}	t.b.d.	5.6	t.b.d.	mA	Pin 11 (FSEL) open, Pin 15 (MSEL) open		
Sig	gnal 3VOUT (PIN 24)								
1	Output voltage	V _{3VOUT}	2.9	3.1	3.3	V	3VOUT Pin open		
2	Current out	Ι _{3νουτ}	-3	-5	-10	μA	see Section 4.1		
Si	gnal THRES (PIN 23)								
1	Input Voltage range	V _{THRES}	0		V _S -1V	V	see Section 4.1		
2	LNA low gain mode	V _{THRES}	0		0.3	V			
3	LNA high gain mode	V _{THRES}	3		VS	V	or shorted to Pin 24		
4	Current in	I _{THRES_in}		5		nA			
Si	gnal TAGC (PIN 4)								
1	Current out, LNA low gain state	I _{TAGC_out}	-1	-4.2	-8	μA	RSSI > V _{THRES}		
2	Current in, LNA high gain state	V _{TAGC_in}	0.5	1.5	5	μA	RSSI < V _{THRES}		
мі	XER								
1	Conversion Voltage Gain f _{RF} = 315 MHz	G _{MIX}		+19		dB			
LI	MITER								
Si	gnal Input LIM/X (PINS 17/	18)							
1	RSSI dynamic range	DR _{RSSI}	60		80	dB			
2	RSSI Level at Data Fil- ter Output SLP, RF _{IN} = -103dBm	RSSI _{low}	0.3		1	V	LNA in high gain mode		
3	RSSI Level at Data Fil- ter Output SLP, RF _{IN} = -30dBm	RSSI _{high}	1.8		3	V	LNA in high gain mode		



TDA 5221

preliminary

Reference

	Parameter	Symbol		Limit Values		Unit	Test Conditions	L	Item
			min	typ	max				
DA	ATA FILTER								
Sli	icer, Signal Output DATA	(PIN 25)						_	
1	Maximum Datarate	DR _{max}			100	kBps	NRZ, 20pF capaci- tive loading	•	
2	LOW output voltage	V _{SLIC_L}	0		0.1	V			
3	HIGH output voltage	V _{SLIC_H}	V _S - 1.5V	V _S -1V	V _S - 0.5V	V			
Sli	icer, Negative Input (PIN 2	0)							
1	Precharge Current Out	I _{PCH_SLN}	-100	-220	-300	μA	see Section 4.7		
PE	AK DETECTOR								
Sig	gnal Output PDO (PIN 26)								
1	Load current	I _{load}	-400	-850	-1400	μA			
2	Internal resistive load	R	t.b.d	446	t.b.d.	kΩ			
CF	YSTAL OSCILLATOR								
Sig	gnals CRSTL1, CRSTL 2, (PINS 1/28)							
1	Operating frequency	fcrstl	t.b.d.		11	MHz	fundamental mode, series resonance		
AS	SK/FSK Signal Switch								
Sig	gnal MSEL (PIN 15)								
1	ASK Mode	V _{MSEL}	1.4		4	V	or open		
2	FSK Mode	V _{MSEL}	0		0.2	V			
3	Input bias current MSEL	I _{MSEL}	t.b.d.	-11	t.b.d.	μA	MSEL tied to GND		
FS	K DEMODULATOR								
1	Demodulation Gain	G _{FMDEM}	105	140	245	μV/ kHz			
2	Useable IF Bandwidth	BWIFPLL	10.4	10.7	11	MHz			
PC	OWER DOWN MODE								
	gnal PDWN (PIN 27)								
1	Powerdown Mode On	PWDN _{ON}	0		0.8	V			
2	Powerdown Mode Off	PWDN _{Off}	2.8		V _S	V			
3	Start-up Time until valid signal is detected at IF	Τ _{SU}			1	ms			
	L DIVIDER								
	gnal FSEL (PIN 11)							_	
1	Overal divison ratio 32	V _{FSEL}	1.4		4	V	or open		
2	Overal division ratio 32.25	V _{FSEL}	0		0.2	V	or tied to GND		
3	Input bias current FSEL	I _{FSEL}	t.b.d.	-11	t.b.d.	μA	FSEL tied to GND		



Reference

DATA-SLICER REFERENCE-LEVEL

Sig	Signal SSEL (PIN 16), ASK-Mode										
1	Slicer-Reference is volt- age at Pin 20 (SLN)	V _{SSEL}	1.4		4	V	or open				
2	Slicer-Reference is approx. 87% of the volt- age at Pin 26 (PDO)	V _{SSEL}	0		0.2	V					
3	Input bias current SSEL	I _{SSEL}	-3	-5	-7	μA	SSEL tied to GND				