

April, 1999
pASIC 3
HIGHLIGHTS
... 12,000
usable PLD gates, 118 I/O pins

## $\mathbb{X}$ High Performance and High Density

-12,000 Usable PLD Gates with 118 I/Os
-16-bit counter speeds over 300 MHz , data path speeds over 400 MHz
$-0.35 \mu \mathrm{~m}$ four-layer metal non-volatile CMOS process for smallest die sizes

## $x_{\text {Easy to Use / Fast Development Cycles }}$

$-100 \%$ routable with $100 \%$ utilization and complete pin-out stability
-Variable-grain logic cells provide high performance and $100 \%$ utilization
-Comprehensive design tools include high quality Verilog/VHDL synthesis

## $\boldsymbol{x}$ Advanced I/O Capabilities

-Interfaces with both 3.3 volt and 5.0 volt devices
-PCI compliant with 3.3 V and 5.0 V buses for $-1 /-2 /-3 /-4$ speed grades
-Full JTAG boundary scan
-Registered I/O cells with individually controlled clocks and output enables


## PRODUCT SUMMARY

The QL3012 is a 12,000 usable PLD gate member of the pASIC 3 family of FPGAs. pASIC 3 FPGAs are fabricated on a $0.35 \mu \mathrm{~m}$ four-layer metal process using QuickLogic's patented ViaLink technology to provide a unique combination of high performance, high density, low cost, and extreme ease-ofuse.

The QL3012 contains 320 logic cells. With a maximum of $118 \mathrm{I} / \mathrm{Os}$, the QL3012 is available in 84-pin PLCC, 100-pin TQFP, and 144-pin TQFP packages.

Software support for the complete pASIC 3 family, including the QL3012, is available through three basic packages. The turnkey QuickWorks ${ }^{\circledR}$ package provides the most complete FPGA software solution from design entry to logic synthesis, to place and route, to simulation. The QuickWorks-Lite ${ }^{\mathrm{TM}}$ and QuickTools ${ }^{\mathrm{TM}}$ packages provide a solution for designers who use Cadence, Exemplar, Mentor, Synopsys, Synplicity, Viewlogic, Veribest, or other thirdparty tools for design entry, synthesis, or simulation.

## $\boldsymbol{x}$ Total of 118 I/O Pins

- 110 bidirectional input/output pins, PCI-compliant for 5.0 volt and 3.3 volt buses for $-1 /-2 /-3 /-4$ speed grades
- 4 high-drive input-only pins
- 4 high-drive input/distributed network pins


## 잔 Low-Skew Distributed Networks

- Two array clock/control networks available to the logic cell flip-flop clock, set and reset inputs - each driven by an input-only pin
- Two global clock/control networks available to the logic cell F1, clock, set and reset inputs and the input and I/O register clock, reset and enable inputs as well as the output enable control - each driven by an input-only or I/O pin, or any logic cell output or I/O cell feedback


## 区 High Performance

- Input + logic cell + output total delays under 6 ns
- Data path speeds over 400 MHz
- Counter speeds over 300 MHz



## PINOUT DIAGRAM

84-PIN PLCC




PINOUT DIAGRAMS



100 TQFP and 144 TQFP Pinout Table

| $\begin{gathered} 144 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 100 \\ \text { TQFP } \end{gathered}$ | Function | $\begin{gathered} \hline 144 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 100 \\ \text { TQFP } \end{gathered}$ | Function | $\begin{array}{c\|} \hline 144 \\ \text { TQFP } \end{array}$ | $\begin{gathered} \hline 100 \\ \text { TQFP } \end{gathered}$ | Function | $\begin{gathered} 144 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} \hline 100 \\ \text { TQFP } \end{gathered}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 2 | 1/O | 38 | 26 | TDI | 75 | 53 | I/O | 111 | 78 | 1/O |
| 2 | 3 | 1/0 | 39 | 27 | 1/O | 76 | 54 | 1/O | 112 | 79 | I/O |
| 3 | NC | 1/0 | 40 | 28 | 1/O | 77 | 55 | 1/O | 113 | 80 | I/O |
| 4 | 4 | 1/0 | 41 | 29 | I/O | 78 | NC | I/O | 114 | NC | VCC |
| 5 | NC | 1/O | 42 | NC | VCC | 79 | NC | VCC | 115 | 81 | 1/0 |
| 6 | 5 | I/O | 43 | 30 | 1/O | 80 | NC | I/O | 116 | 82 | 1/O |
| 7 | NC | VCC | 44 | 31 | 1/O | 81 | 56 | I/O | 117 | 83 | 1/O |
| 8 | 6 | 1/0 | 45 | NC | 1/0 | 82 | NC | 1/O | 118 | NC | 1/O |
| 9 | NC | 1/0 | 46 | 32 | 1/0 | 83 | 57 | 1/0 | 119 | 84 | 1/O |
| 10 | 7 | 1/O | 47 | 33 | 1/0 | 84 | NC | 1/0 | 120 | NC | 1/0 |
| 11 | NC | 1/0 | 48 | NC | 1/0 | 85 | 58 | 1/0 | 121 | NC | 1/O |
| 12 | NC | 1/O | 49 | 34 | I/O | 86 | NC | I/O | 122 | 85 | GND |
| 13 | 8 | 1/0 | 50 | 35 | GND | 87 | 59 | GND | 123 | NC | I/O |
| 14 | NC | 1/0 | 51 | 36 | 1/O | 88 | 60 | 1/0 | 124 | 86 | 1/0 |
| 15 | 9 | GND | 52 | NC | 1/O | 89 | 61 | I | 125 | 87 | I/O |
| 16 | 10 | 1/O | 53 | 37 | 1/O | 90 | 62 | ACLK / I | 126 | 88 | GND |
| 17 | 11 | I | 54 | 38 | GND | 91 | 63 | VCC | 127 | 89 | 1/O |
| 18 | 12 | ACLK / I | 55 | 39 | 1/O | 92 | 64 | I | 128 | 90 | 1/O |
| 19 | 13 | VCC | 56 | 40 | 1/O | 93 | 65 | GCLK / I | 129 | 91 | 1/O |
| 20 | 14 | I | 57 | 41 | I/O | 94 | 66 | VCC | 130 | 92 | VCCIO |
| 21 | 15 | GCLK / I | 58 | 42 | VCCIO | 95 | 67 | 1/0 | 131 | NC | 1/0 |
| 22 | 16 | VCC | 59 | NC | 1/O | 96 | NC | 1/0 | 132 | 93 | 1/0 |
| 23 | 17 | 1/O | 60 | 43 | 1/O | NC | 68 | I/O | 133 | NC | 1/O |
| 24 | 18 | 1/O | 61 | 44 | 1/O | 97 | NC | I/O | 134 | 94 | 1/O |
| 25 | NC | I/O | 62 | 45 | 1/O | 98 | 69 | I/O | 135 | NC | 1/O |
| 26 | 19 | 1/0 | 63 | NC | 1/O | 99 | NC | 1/0 | 136 | NC | 1/O |
| 27 | NC | 1/0 | 64 | NC | 1/O | 100 | 70 | 1/O | NC | 95 | 1/O |
| 28 | 20 | 1/O | 65 | 46 | 1/O | 101 | 71 | 1/O | 137 | NC | I/O |
| 29 | 21 | 1/O | 66 | NC | GND | 102 | NC | GND | 138 | NC | GND |
| 30 | NC | GND | 67 | NC | 1/O | 103 | NC | I/O | 139 | 96 | I/O |
| 31 | NC | 1/O | 68 | NC | 1/O | 104 | 72 | I/O | 140 | 97 | I/O |
| 32 | 22 | I/O | 69 | 47 | 1/O | 105 | NC | 1/0 | 141 | 98 | I/O |
| 33 | 23 | 1/O | 70 | 48 | 1/O | 106 | 73 | 1/O | 142 | 99 | I/O |
| 34 | NC | 1/O | 71 | 49 | TRSTB | 107 | 74 | 1/0 | 143 | 100 | TDO |
| 35 | NC | 1/0 | 72 | 50 | TMS | 108 | 75 | 1/0 | 144 | 1 | 1/0 |
| 36 | 24 | 1/0 | 73 | 51 | 1/O | 109 | 76 | TCK |  |  |  |
| 37 | 25 | 1/0 | 74 | 52 | 1/0 | 110 | 77 | STM |  |  |  |

## QL3012

PIN DESCRIPTIONS

| Pin | Function | Description |
| :--- | :--- | :--- |
| TDI | Test Data In for JTAG | Hold HIGH during normal operation. Connect to <br> VCC if not used for JTAG. |
| TRSTB | Active low Reset for JTAG | Hold LOW during normal operation. Connect to <br> ground if not used for JTAG. |
| TMS | Test Mode Select for JTAG | Hold HIGH during normal operation. Connect to <br> VCC if not used for JTAG. |
| TCK | Test Clock for JTAG | Hold HIGH or LOW during normal operation. <br> Connect to VCC or ground if not used for JTAG. |
| TDO | Test data out for JTAG | Output that must be left unconnected if not used <br> for JTAG. |
| STM | Special Test Mode | Must be grounded during normal operation. |
| I/ACLK | High-drive input and/or <br> array network driver | Can be configured as either or both. |
| I/GCLK | High-drive input and/or <br> global network driver | Can be configured as either or both. |
| I | High-drive input | Use for input signals with high fanout. |
| I/O | Input/Output pin | Can be configured as an input and/or output. |
| VCC | Power supply pin | Connect to 3.3V supply. |
| VCCIO | Input voltage tolerance pin | Connect to 5.0 volt supply if 5 volt input tolerance <br> is required, otherwise connect to 3.3V supply. |
| GND | Ground pin | Connect to ground. |

4


## ABSOLUTE MAXIMUM RATINGS

VCC Voltage $\qquad$ -0.5 to 4.6 V
VCCIO Voltage. $\qquad$ -0.5 to 7.0 V
Input Voltage $\qquad$ -0.5 to $\mathrm{VCCIO}+0.5 \mathrm{~V}$
Latch-up Immunity $\qquad$ $\pm 200 \mathrm{~mA}$

| DC Input Current | $\pm 20 \mathrm{~mA}$ |
| :---: | :---: |
| ESD Pad Protection | $\pm 2000 \mathrm{~V}$ |
| Storage Temperatu | $\ldots-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Temperature | $300^{\circ} \mathrm{C}$ |

OPERATING RANGE

| Symbol | Parameter |  | Military |  | Industrial |  | Commercial |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| VCC | Supply Voltage |  | 3.0 | 3.6 | 3.0 | 3.6 | 3.0 | 3.6 | V |
| VCCIO | I/O Input Tolerance Voltage |  | 3.0 | 5.5 | 3.0 | 5.5 | 3.0 | 5.25 | V |
| TA | Ambient Temperature |  | -55 |  | -40 | 85 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| TC | Case Temperature |  |  | 125 |  |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| K | Delay Factor | -0 Speed Grade |  |  | 0.43 | 1.90 | 0.46 | 1.85 |  |
|  |  | -1 Speed Grade | 0.42 | 1.64 | 0.43 | 1.54 | 0.46 | 1.50 |  |
|  |  | -2 Speed Grade | 0.42 | 1.37 | 0.43 | 1.28 | 0.46 | 1.25 |  |
|  |  | -3 Speed Grade |  |  | 0.43 | 0.95 | 0.46 | 0.93 |  |
|  |  | -4 Speed Grade |  |  | 0.43 | 0.86 | 0.46 | 0.84 |  |

## DC CHARACTERISTICS

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Voltage |  | 0.5VCC | VCCIO+0.5 | V |
| VIL | Input LOW Voltage |  | -0.5 | 0.3 VCC | V |
| VOH | Output HIGH Voltage | $1 \mathrm{OH}=-12 \mathrm{~mA}$ | 2.4 |  | V |
|  |  | $1 \mathrm{OH}=-500 \mu \mathrm{~A}$ | 0.9VCC |  | V |
| VOL | Output LOW Voltage | $\mathrm{IOL}=16 \mathrm{~mA}$ [1] |  | 0.45 | V |
|  |  | $1 \mathrm{OL}=1.5 \mathrm{~mA}$ |  | 0.1VCC | V |
| II | I or I/O Input Leakage Current | $\mathrm{VI}=\mathrm{VCCIO}$ or GND | -10 | 10 | $\mu \mathrm{A}$ |
| IOZ | 3-State Output Leakage Current | $\mathrm{VI}=\mathrm{VCCIO}$ or GND | -10 | 10 | $\mu \mathrm{A}$ |
| Cl | Input Capacitance [2] |  |  | 10 | pF |
| IOS | Output Short Circuit Current [3] | $\mathrm{VO}=\mathrm{GND}$ | -15 | -180 | mA |
|  |  | $\mathrm{VO}=\mathrm{VCC}$ | 40 | 210 | mA |
| ICC | D.C. Supply Current [4] | $\mathrm{VI}, \mathrm{VIO}=\mathrm{VCCIO}$ or GND | 0.50 (typ) | 2 | mA |
| ICCIO | D.C. Supply Current on VCCIO |  | ( | 100 | HA |

Notes:
[1] Applies only to -1/-2/-3/-4 commercial grade devices. These speed grades are also PCI-compliant. All other devices have 8 mA IOL specifications.
[2] Capacitance is sample tested only. Clock pins are 12 pF maximum.
[3] Only one output at a time. Duration should not exceed 30 seconds.
[4] For $-1 /-2 /-3 /-4$ commercial grade devices only. Maximum ICC is 3 mA for -0 commercial grade and all industrial grade devices, and 5 mA for all military grade devices. For AC conditions, contact QuickLogic customer engineering.

## QL3012

AC CHARACTERISTICS at VCC $=\mathbf{3 . 3 V}, \mathrm{TA}=25^{\circ} \mathrm{C}(\mathrm{K}=1.00)$
(To calculate delays, multiply the appropriate K factor in the "Operating Range" section by the following numbers.)

## Logic Cells

| Symbol | Parameter | Propagation Delays (ns) Fanout [5] |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 2 | 3 | 4 | 8 |
| tPD | Combinatorial Delay [6] | 1.4 | 1.7 | 1.9 | 2.2 | 3.2 |
| tSU | Setup Time [6] | 1.7 | 1.7 | 1.7 | 1.7 | 1.7 |
| tH | Hold Time | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 |
| tCLK | Clock to Q Delay | 0.7 | 1.0 | 1.2 | 1.5 | 2.5 |
| tCWHI | Clock High Time | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 |
| tCWLO | Clock Low Time | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 |
| tSET | Set Delay | 1.0 | 1.3 | 1.5 | 1.8 | 2.8 |
| tRESET | Reset Delay | 0.8 | 1.1 | 1.3 | 1.6 | 2.6 |
| tSW | Set Width | 1.9 | 1.9 | 1.9 | 1.9 | 1.9 |
| tRW | Reset Width | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 |

## Input-Only/Clock Cells

| Symbol | Parameter | Fanout |  |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{8}$ | $\mathbf{1 2}$ |
| $\mathbf{n}$ |  | $\mathbf{2 4}$ |  |  |  |  |  |  |
|  |  | 1.5 | 1.6 | 1.8 | 1.9 | 2.4 | 2.9 | 4.4 |
| tIN |  | 1.6 | 1.7 | 1.9 | 2.0 | 2.5 | 3.0 | 4.5 |
| tINI |  | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 |
| tISU |  | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 |
| tIH |  | 0.7 | 0.8 | 1.0 | 1.1 | 1.6 | 2.1 | 3.6 |
| tICLK | Input Register Clock To Q | 0.6 | 0.7 | 0.9 | 1.0 | 1.5 | 2.0 | 3.5 |
| tIRST | Input Register Reset Delay | 2.3 | 2.3 | 2.3 | 2.3 | 2.3 | 2.3 | 2.3 |
| tIESU | Input Register clock Enable Set-Up Time | 2.3 |  |  |  |  |  |  |
| tIEH | Input Register Clock Enable Hold Time | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 |

Notes:
[5] Stated timing for worst case Propagation Delay over process variation at $\mathrm{VCC}=3.3 \mathrm{~V}$ and $\mathrm{TA}=25^{\circ} \mathrm{C}$. Multiply by the appropriate Delay Factor, K, for speed grade, voltage and temperature settings as specified in the Operating Range.
[6] These limits are derived from a representative selection of the slowest paths through the pASIC 3 logic cell including typical net delays. Worst case delay values for specific paths should be determined from timing analysis of your particular design.

## Clock Cells

| Symbol | Parameter | Propagation Delays (ns) |  |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{8}$ | $\mathbf{1 0}$ |
|  |  | 11 |  |  |  |  |  |  |
| tACK |  | 0.2 | 1.2 | 1.3 | 1.3 | 1.5 | 1.6 | 1.7 |
| tGCKP |  | 0.7 | 0.7 | 0.7 | 0.7 | 0.7 | 0.7 |  |
| tGCKB |  | 0.8 | 0.8 | 0.9 | 0.9 | 1.1 | 1.2 | 1.3 |

## I/O Cells

| Symbol | Parameter | Propagation Delays (ns) |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{8}$ | $\mathbf{1 0}$ |
| tI/O |  | 1.3 | 1.6 | 1.8 | 2.1 | 3.1 | 3.6 |
| tISU |  | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 |
| tIH |  | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 |
| tIOCLK |  | 0.7 | 1.0 | 1.2 | 1.5 | 2.5 | 3.0 |
| tIORST | Input Register Reset Delay | 0.6 | 0.9 | 1.1 | 1.4 | 2.4 | 2.9 |
| tIESU | Input Register clock Enable Set-Up | 2.3 | 2.3 | 2.3 | 2.3 | 2.3 | 2.3 |
|  | Time |  |  |  |  |  |  |
| tIEH | Input Register Clock Enable Hold Time | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 |


| Symbol | Parameter | Propagation Delays (ns) <br> Output Load Capacitance (pF) |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathbf{3 0}$ | $\mathbf{5 0}$ | $\mathbf{7 5}$ | $\mathbf{1 0 0}$ | $\mathbf{1 5 0}$ |
| tOUTLH |  | 2.1 | 2.5 | 3.1 | 3.6 | 4.7 |
| tOUTHL |  | 2.2 | 2.6 | 3.2 | 3.7 | 4.8 |
| tPZH |  | 1.2 | 1.7 | 2.2 | 2.8 | 3.9 |
| tPZL |  | 1.6 | 2.0 | 2.6 | 3.1 | 4.2 |
| tPHZ | Output Delay High to Tri-State [8] | 2.0 |  |  |  |  |
| tPLZ | Output Delay Low to Tri-State [8] | 1.2 |  |  |  |  |

## Notes:

[7] The array distributed networks consist of 40 half columns and the global distributed networks consist of 44 half columns, each driven by an independent buffer. The number of half columns used does not affect clock buffer delay. The array clock has up to 8 loads per half column. The global clock has up to 11 loads per half column.
[8] The following loads are used for tPXZ:


## QL3012

QL3012-rev. B

