# RENESAS

# **R1LV1616H-I Series**

Wide Temperature Range Version 16 M SRAM (1-Mword  $\times$  16-bit / 2-Mword  $\times$  8-bit)

> REJ03C0195-0101 Rev.1.01 Nov.18.2004

# Description

The R1LV1616H-I Series is 16-Mbit static RAM organized 1-Mword  $\times$  16-bit / 2-Mword  $\times$  8-bit. R1LV1616H-I Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is packaged in 48-pin plastic TSOPI for high density surface mounting.

# Features

- Single 3.0 V supply: 2.7 V to 3.6 V
- Fast access time: 45/55 ns (max)
- Power dissipation:
  - Active: 9 mW/MHz (typ)
  - Standby:  $1.5 \mu W (typ)$
- Completely static memory.
  - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output.
  - Three state output
- Battery backup operation.
  - 2 chip selection for battery backup
- Temperature range: -40 to  $+85^{\circ}$ C
- Byte function (×8 mode) available by BYTE# & A-1.




# **Ordering Information**

Туре No.	Access time	Package
R1LV1616HSA-4LI	45 ns	48-pin plastic TSOPI (48P3R-B)
R1LV1616HSA-4SI	45 ns	—
R1LV1616HSA-5SI	55 ns	—



### **Pin Arrangement**






# **Pin Description** (TSOP)

Pin name	Function				
A0 to A19	Address input (word mode)				
A-1 to A19	Address input (byte mode)				
I/O0 to I/O15	Data input/output				
CS1# (CS1)	Chip select 1				
CS2	Chip select 2				
WE# (WE)	Write enable				
OE# (OE)	Output enable				
LB# (LB)	Lower byte select				
UB# (UB)	Upper byte select				
BYTE# (BYTE)	Byte enable				
V <sub>CC</sub>	Power supply				
V <sub>SS</sub>	Ground				
NC	No connection				
NU* <sup>1</sup>	Not used (test mode pin)				

Note: 1. This pin should be connected to a ground ( $V_{SS}$ ), or not be connected (open).



### **Block Diagram (TSOP)**



# **Operation Table** (TSOP)

# Byte mode

CS1#	CS2	WE#	OE#	UB#	LB#	BYTE#	I/O0 to I/O7	I/O8 to I/O14	I/O15	Operation
Н	×	×	×	×	×	L	High-Z	High-Z	High-Z	Standby
×	L	×	×	×	×	L	High-Z	High-Z	High-Z	Standby
L	Н	Н	L	×	×	L	Dout	High-Z	A-1	Read
L	Н	L	×	×	×	L	Din	High-Z	A-1	Write
L	Н	Н	Н	×	×	L	High-Z	High-Z	High-Z	Output disable

Note: H:  $V_{IH}$ , L:  $V_{IL}$ ,  $\times$ :  $V_{IH}$  or  $V_{IL}$ 

#### Word mode

CS1#	CS2	WE#	OE#	UB#	LB#	BYTE#	I/O0 to I/O7	I/O8 to I/O14	I/O15	Operation
Н	×	×	×	×	×	Н	High-Z	High-Z	High-Z	Standby
×	L	×	×	×	×	Н	High-Z	High-Z	High-Z	Standby
×	×	×	×	Н	Н	Н	High-Z	High-Z	High-Z	Standby
L	Н	Н	L	L	L	Н	Dout	Dout	Dout	Read
L	Н	Н	L	Н	L	Н	Dout	High-Z	High-Z	Lower byte read
L	Н	Н	L	L	Н	Н	High-Z	Dout	Dout	Upper byte read
L	Н	L	×	L	L	Н	Din	Din	Din	Write
L	Н	L	×	Н	L	Н	Din	High-Z	High-Z	Lower byte write
L	Н	L	×	L	Н	Н	High-Z	Din	Din	Upper byte write
L	Н	Н	Н	×	×	Н	High-Z	High-Z	High-Z	Output disable

Note: H:  $V_{IH}$ , L:  $V_{IL}$ ,  $\times$ :  $V_{IH}$  or  $V_{IL}$ 

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Power supply voltage relative to $V_{\mbox{\scriptsize SS}}$	V <sub>CC</sub>	–0.5 to +4.6	V
Terminal voltage on any pin relative to $V_{\mbox{\scriptsize SS}}$	V <sub>T</sub>	$-0.5^{*1}$ to V <sub>CC</sub> + $0.3^{*2}$	V
Power dissipation	P <sub>T</sub>	1.0	W
Storage temperature range	Tstg	–55 to +125	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Notes: 1.  $V_T$  min: -2.0 V for pulse half-width  $\leq$  10 ns.

2. Maximum voltage is +4.6 V.

# **DC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	V <sub>CC</sub>	2.7	3.0	3.6	V	
	V <sub>SS</sub>	0	0	0	V	
Input high voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0	.3 V	
Input low voltage	V <sub>IL</sub>	-0.3	—	0.6	V	1
Ambient temperature range	Та	-40	_	+85	°C	

Note: 1.  $V_{IL}$  min: -2.0 V for pulse half-width  $\leq$  10 ns.



# **DC** Characteristics

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions* <sup>2</sup>
Input leakage cur	rent	I <sub>LI</sub>		_	1	μΑ	$Vin = V_{SS}$ to $V_{CC}$
Output leakage cu	urrent	I <sub>LO</sub>	_		1	μΑ	$\begin{split} &CS1\# = V_{IH} \text{ or } CS2 = V_{IL} \text{ or} \\ &OE\# = V_{IH} \text{ or } WE\# = V_{IL} \text{ or} \\ &LB\# = UB\# = V_{IH}, \ V_{I/O} = V_{SS} \text{ to } V_{CC} \end{split}$
Operating current		I <sub>cc</sub>		_	20	mA	$\label{eq:cs1} \begin{split} CS1\# = V_{IL}, \ CS2 = V_{IH}, \\ Others = V_{IH}/\ V_{IL}, \ I_{I/O} = 0 \ mA \end{split}$
Average operating current		I <sub>CC1</sub> (READ)		22* <sup>1</sup>	35	mA	$\label{eq:linear} \begin{array}{l} \mbox{Min. cycle, duty = 100\%,} \\ \mbox{I}_{I/O} = 0 \mbox{ mA, CS1\# = V}_{IL}, \mbox{CS2 = V}_{IH}, \\ \mbox{WE\# = V}_{IH}, \mbox{Others = V}_{IH}/V_{IL} \end{array}$
		I <sub>CC1</sub>		30* <sup>1</sup>	50	mA	$\label{eq:linear} \begin{array}{l} \mbox{Min. cycle, duty = 100\%,} \\ \mbox{I}_{I/O} = 0 \mbox{ mA, CS1\# = V}_{IL}, \mbox{CS2 = V}_{IH}, \\ \mbox{Others = V}_{IH}/V_{IL} \end{array}$
		I <sub>CC2</sub> * <sup>3</sup> (READ)	_	3* <sup>1</sup>	8	mA	$\begin{array}{l} Cycle time = 70 \text{ ns, } duty = 100\%, \\ I_{I/O} = 0 \text{ mA, } CS1\# = V_{IL}, \ CS2 = V_{IH}, \\ WE\# = V_{IH}, \ Others = V_{IH}/V_{IL} \\ Address increment scan or \\ decrement scan \end{array}$
		I <sub>CC2</sub> * <sup>3</sup>	—	20* <sup>1</sup>	30	mA	$\begin{array}{l} Cycle time = 70 \text{ ns, } duty = 100\%, \\ I_{I/O} = 0 \text{ mA, } CS1\# = V_{IL}, \ CS2 = V_{IH}, \\ Others = V_{IH}/V_{IL} \\ Address increment scan or \\ decrement scan \end{array}$
		I <sub>CC3</sub>		3* <sup>1</sup>	8	mA	$\begin{array}{l} \mbox{Cycle time = 1 } \mu \mbox{s, duty = 100\%,} \\ I_{I/O} = 0 \mbox{ mA, CS1\# \le 0.2 V,} \\ \mbox{CS2 \ge V_{CC} - 0.2 V} \\ V_{IH} \ge V_{CC} - 0.2 \mbox{ V, } V_{IL} \le 0.2 \mbox{ V} \end{array}$
Standby current		I <sub>SB</sub>	_	0.1* <sup>1</sup>	0.5	mA	$CS2 = V_{IL}$
Standby current	-4SI -5SI	I <sub>SB1</sub>		0.5* <sup>1</sup>	8	μA	$\begin{array}{l} 0 \ V \leq Vin \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ CS1\# \geq V_{CC} - 0.2 \ V, \\ \ CS2 \geq V_{CC} - 0.2 \ V \ or \end{array}$
	-4LI	I <sub>SB1</sub>	_	0.5* <sup>1</sup>	25	μΑ	
Output high voltage	ge	V <sub>OH</sub>	2.4	_		V	I <sub>OH</sub> = -1 mA
		V <sub>OH</sub>	$V_{CC} - 0.2$	2—	_	V	I <sub>OH</sub> = -100 μA
Output low voltage		V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 2 mA
Output low voltag	C	• OL					·OL = ·····

Notes: 1. Typical values are at  $V_{CC}$  = 3.0 V, Ta = +25°C and not guaranteed.

- 2. BYTE#  $\geq V_{CC} 0.2$  V or BYTE#  $\leq 0.2$  V
- I<sub>CC2</sub> is the value measured while the valid address is increasing or decreasing by one bit. Word mode: LSB (least significant bit) is A0. Byte mode: LSB (least significant bit) is A-1.

# Capacitance

 $(Ta = +25^{\circ}C, f = 1.0 \text{ MHz})$ 

Parameter	Symbol	Min	Тур	Мах	Unit	Test conditions	Note
Input capacitance	Cin	_	_	8	pF	Vin = 0 V	1
Input/output capacitance	CI/O			10	pF	$V_{I/O} = 0 V$	1

Note: 1. This parameter is sampled and not 100% tested.




#### **AC Characteristics**

(Ta = -40 to  $+85^{\circ}$ C, V<sub>CC</sub> = 2.7 V to 3.6 V, unless otherwise noted.)

#### **Test Conditions**

- Input pulse levels:  $V_{IL} = 0.4 \text{ V}, V_{IH} = 2.4 \text{ V}$
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.4 V
- Output load: See figures (Including scope and jig)



# Read Cycle

		R1LV	1616H-I	_			
		-4SI, -4LI			-5SI		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	45	_	55		ns	
Address access time	t <sub>AA</sub>	_	45	_	55	ns	
Chip select access time	t <sub>ACS1</sub>	_	45	_	55	ns	
	t <sub>ACS2</sub>		45		55	ns	
Output enable to output valid	t <sub>OE</sub>	_	30		35	ns	
Output hold from address change	t <sub>OH</sub>	10		10		ns	
LB#, UB# access time	t <sub>BA</sub>	_	45	_	55	ns	
Chip select to output in low-Z	t <sub>CLZ1</sub>	10		10		ns	2, 3
	t <sub>CLZ2</sub>	10		10		ns	2, 3
LB#, UB# enable to low-Z	t <sub>BLZ</sub>	5		5		ns	2, 3
Output enable to output in low-Z	t <sub>OLZ</sub>	5	_	5	_	ns	2, 3
Chip deselect to output in high-Z	t <sub>CHZ1</sub>	0	20	0	20	ns	1, 2, 3
	t <sub>CHZ2</sub>	0	20	0	20	ns	1, 2, 3
LB#, UB# disable to high-Z	t <sub>BHZ</sub>	0	15	0	20	ns	1, 2, 3
Output disable to output in high-Z	t <sub>OHZ</sub>	0	15	0	20	ns	1, 2, 3

# Write Cycle

		R1LV	1616H-I	_			
		-4SI, -4LI			-5SI		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>WC</sub>	45		55		ns	
Address valid to end of write	t <sub>AW</sub>	45	_	50	_	ns	
Chip selection to end of write	t <sub>CW</sub>	45	_	50	_	ns	5
Write pulse width	t <sub>WP</sub>	35	_	40		ns	4
LB#, UB# valid to end of write	t <sub>BW</sub>	45	_	50		ns	
Address setup time	t <sub>AS</sub>	0		0	_	ns	6
Write recovery time	t <sub>WR</sub>	0	_	0		ns	7
Data to write time overlap	t <sub>DW</sub>	25	_	25		ns	
Data hold from write time	t <sub>DH</sub>	0	_	0		ns	
Output active from end of write	t <sub>OW</sub>	5	_	5		ns	2
Output disable to output in high-Z	t <sub>OHZ</sub>	0	15	0	20	ns	1, 2
Write to output in high-Z	t <sub>WHZ</sub>	0	15	0	20	ns	1, 2

#### **Byte Control**


		R1LV	1616H-I	_			
	Symbol		-4SI, -4LI				
Parameter			Max	Min	Max	Unit	Notes
BYTE# setup time	t <sub>BS</sub>	5	—	5		ms	
BYTE# recovery time	t <sub>BR</sub>	5		5		ms	

Notes: 1. t<sub>CHZ</sub>, t<sub>OHZ</sub>, t<sub>WHZ</sub> and t<sub>BHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.


- 2. This parameter is sampled and not 100% tested.
- 3. At any given temperature and voltage condition, t<sub>HZ</sub> max is less than t<sub>LZ</sub> min both for a given device and from device to device.
- 4. A write occurs during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#. A write begins at the latest transition among CS1# going low, CS2 going high, WE# going low and LB# going low or UB# going low. A write ends at the earliest transition among CS1# going high, CS2 going low, WE# going high and LB# going high or UB# going high. t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 5. t<sub>CW</sub> is measured from the later of CS1# going low or CS2 going high to the end of write.
- 6. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 7.  $t_{WR}$  is measured from the earliest of CS1# or WE# going high or CS2 going low to the end of write cycle.


# **Timing Waveform**

# Read Cycle\*1




Write Cycle (1)\*<sup>1</sup> (WE# Clock)






Write Cycle (2)\*<sup>1</sup> (CS1#, CS2 Clock,  $OE# = V_{IH}$ )

Write Cycle  $(3)^{*1}$  (LB#, UB# Clock, OE# =  $V_{IH}$ )



# Byte Control (TSOP)





### Low V<sub>CC</sub> Data Retention Characteristics


 $(Ta = -40 \text{ to } +85^{\circ}C)$ 


Parameter	Parameter		Min	Тур	Max	Unit	Test conditions* <sup>2, 3</sup>
$V_{\text{CC}}$ for data retention		V <sub>DR</sub>	1.5	_	3.6	V	$ \begin{array}{l} \mbox{Vin} \geq 0 \ \mbox{V} \\ (1) \ \ 0 \ \mbox{V} \leq CS2 \leq 0.2 \ \mbox{V} \ \ or \\ (2) \ \ CS2 \geq V_{CC} - 0.2 \ \ \ \ V, \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
Data retention current	-4SI -5SI	I <sub>CCDR</sub>		0.5* <sup>1</sup>	8	μA	$\begin{array}{l} V_{CC} = 3.0 \text{ V}, \text{ Vin } \geq 0 \text{ V} \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \text{ V} \text{ or} \\ (2) \ CS2 \geq V_{CC} - 0.2 \text{ V}, \\ CS1\# \geq V_{CC} - 0.2 \text{ V} \text{ or} \end{array}$
	-4LI	I <sub>CCDR</sub>	_	0.5* <sup>1</sup>	25	μΩ CS2 ≥ V <sub>0</sub> CS1# ≤ 0	(3) LB# = UB# $\geq$ V <sub>CC</sub> - 0.2 V, CS2 $\geq$ V <sub>CC</sub> - 0.2 V, CS1# $\leq$ 0.2 V Average value
Chip deselect to retention time	Chip deselect to data retention time		0			ns	See retention waveforms
Operation recovery time		t <sub>R</sub>	5			ms	_

Notes: 1. Typical values are at V<sub>CC</sub> = 3.0 V, Ta = +25°C and not guaranteed.


2. BYTE#  $\geq V_{CC} - 0.2$  V or BYTE#  $\leq 0.2$  V

CS2 controls address buffer, WE# buffer, CS1# buffer, OE# buffer, LB#, UB# buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address, WE#, OE#, CS1#, LB#, UB#, I/O) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be CS2 ≥ V<sub>CC</sub> - 0.2 V or 0 V ≤ CS2 ≤ 0.2 V. The other input levels (address, WE#, OE#, LB#, UB#, I/O) can be in the high impedance state.






Low  $V_{CC}$  Data Retention Timing Waveform (2) (CS2 Controlled)



Low  $V_{CC}$  Data Retention Timing Waveform (3) (LB#, UB# Controlled)



# **Revision History**

# **R1LV1616H-I Series Data Sheet**

Rev.	Date	Contents of Modification	
		Page	Description
1.00	Apr. 22, 2004		Initial issue
1.01	Nov. 18, 2004	_	Addition of 2-Mword $\times$ 8-bit function

# Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- Notes regarding these materials
  These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
  Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. van an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  The information before purchasing a product listed herein.
  The information described here may contain technical inaccuracies or typographical errors.
  Renesas Technology Corp. assumes no responsibility for any damage, ilability, or other loss rising from these inaccuracies or errors.
  Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
  When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information actual system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage or manufactured

- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



#### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com