## RF109

## 2400 MHz Digital Spread Spectrum Transceiver

The RF109, a fully integrated transceiver device, provides the transmit, receive, and frequency synthesis functions for 2400 MHz digital spread spectrum systems operating in the 2400-2483.5 MHz portion of the ISM (Industrial, Scientific, Medical) band. The device has a direct conversion architecture that minimizes circuit complexity and cost.

The receive path of the RF109 provides complete RF-to-baseband I/Q demodulation, including an LNA, double-balanced quadrature mixers, fully integrated baseband filters, and baseband variable-gain amplifiers. The transmit path is a variable-gain direct conversion modulator. Figure 1 shows the RF109's pin signals. Figure 2 shows the RF109 block diagram.

The RF109 generates the Local Oscillator (LO) frequencies using a Phase Lock Loop (PLL) frequency synthesizer and an external 2.4 GHz Voltage Controlled Oscillator (VCO). The PLL provides a full frequency range of $2392.2-2505.6 \mathrm{MHz}$.

The RF109 features low-voltage operation (3.0-4.5V) for low power consumption. A complete RF system solution for 2.4 GHz cordless telephone applications can be constructed with the RF109, a power amplifier, a differential 2.4 GHz frequency source and a Transmit/Receive (T/R) switch.


Figure 1. RF109 Pin Signals

## Features

- Low power dissipation
- Fast settling from standby mode to active mode
- Separate enable lines for transmit, receive, and synthesizer
- 64 programmable channels with 1.8 MHz channel spacing
- 3-battery-cell operation
- 48-pin TQFP package with exposed paddle (refer to Figure 6)
- Receiver
- LNA/Quadrature mixer from RF down to baseband
- Selectable LNA gain
- Integrated baseband filter with external bandwidth adjustment
- Receiver baseband amplifier with automatic gain control
- Direct conversion with differential baseband outputs
- Low system noise figure ( 9.0 dB typical)
- Large dynamic range (89 dB typical)
- Transmitter
- Variable gain modulator
- Mixer for baseband-to-RF modulation
- Differential TX inputs and outputs
- Selectable transmitter output levels for high, medium, and low power modes


## Applications

- Digital Spread Spectrum (DSS) cordless telephone
- Direct sequence spread spectrum systems
- Frequency hopping spread spectrum systems
- Wireless LANs
- Wireless modems
- Wireless security
- Inventory control systems


Figure 2. RF109 Block Diagram

## Technical Description

## Receive Path

The LNA provides two gain levels for coarse Automatic Gain Control (AGC), which are selected via the LNAATTN control. The signal is down-converted to In-phase and Quadraturephase (I/Q) baseband signals using a matched pair of mixers and the LO.

The receive baseband bandwidth has a bandpass characteristic. The I/Q baseband signals are internally low-pass and high-pass filtered to attenuate out-of-channel signals and to remove DC components. The low-pass cutoff is determined by the GmC filters and is set by the Rgmc resistor connected to pin 13. The high-pass cutoff is set by the value of the Cservo capacitors connected between pins 32-33, and pins 34-35.

The baseband high-pass cutoff frequency should be set much lower than the low-pass cutoff frequency or else the servo loop will become unstable.

The optimum receive bandwidth values are:

$$
\begin{aligned}
& \mathrm{f}_{\mathrm{LPF}}=820 \mathrm{kHz}, \text { Rgmc }=825 \Omega \\
& \mathrm{f}_{\mathrm{HPF}}=20 \mathrm{kHz}, \text { Cservo }=0.082 \mu \mathrm{~F}
\end{aligned}
$$

A matched pair of VGAs provide fine AGC. The differential I/Q baseband signals are DC-coupled to the RXI+, RXI-, RXQ + , and RXQ- outputs, respectively.

## Transmit Path

The transmit path consists of an amplifier and a mixer. The mixer modulates the LO with baseband data supplied to pin 8 .

The transmit RF outputs from the RF109 are differential and matched for a $100 \Omega$ differential load. If a single-ended connection is required, then the unused output must be suitably terminated by a $50 \Omega$ resistor (as shown in Figure 5).

The transmit output power is determined by the output power control inputs, PS1 (pin 21) and PS2 (pin 22), and by the value of $R_{\bmod }$ (connected to pin 20). Rmod sets the bias current into the modulator which is then multiplied by a factor set by the state of PS1 and PS2. PS1 and PS2 input programming is given in the Transmitter Section of Table 3

## LO Generation

The LO is generated by a programmable PLL frequency synthesizer and a 2.4 GHz external VCO. Synthesizer performance parameters are determined by the loop filter, the external reference oscillator, the sensitivity and phase noise of the VCO, and the frequency synthesizer programming.

The RF109 requires differential inputs for VCO1 (pin 38) and VCO2 (pin 39). The typical differential input level is 200 mVp -p. A BALUN transformer, shown in Figure 5, is used to generate differential signals from a single-ended VCO output.

## Synthesizer Programming

The frequency synthesizer block is comprised of a divide-by-3 counter (D), 9.6 MHz reference frequency (FREF) source, a fixed reference divider of $16(\mathrm{R}), 16 / 17$ prescaler $(\mathrm{M})$, a fixed counter of $83(\mathrm{~N})$, a programmable counter of $64(\mathrm{~A})$, an external loop filter, and a 2.4 GHz external VCO.

The synthesizer can be programmed to cover 64 channels (channel spacing $=1.8 \mathrm{MHz}$ ) from 2392.2 MHz to 2505.6 MHz Table 1.

The LO frequency is given by the following equation:

$$
f_{L o}=(D) \times(F R E F / R) \times((M \times N)+(A+1)) \text {, where } N>A \text {. }
$$

Example:
$\mathrm{f}_{\mathrm{Lo}}=3 \times(9.6 \mathrm{MHz} / 16) \times((16 \times 83)+7)=2403.0 \mathrm{MHz}$
$\mathrm{f}_{\mathrm{LO}}=3 \times(9.6 \mathrm{MHz} / 16) \times((16 \times 83)+46)=2473.2 \mathrm{MHz}$
Data Format. The synthesizer is programmed with a halfduplex 3-wire serial interface. The three signals are DATA, CLK, and STROBE. Each rising edge of the CLK signal shifts one bit of the data into a shift register. When the STROBE input is toggled from low to high, the data latched in the shift register is transferred to the A counter. The data format is as follows:

MSB | S7 | S6 | S5 | S4 | S3 | S2 | S1 | S0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | LSB |  |  |  |  |  |  |

The timing relationship is shown in Figure 4 Programming bits S0 to S5, used for the A counter, are defined in Table 1 Bits S6 and S 7 are reserved.

Synthesizer Loop Filter. A typical loop filter design is shown below in Figure 3. The loop bandwidth is approximately 5 kHz with a nominal phase margin of 45 degrees for a VCO sensitivity of $60 \mathrm{MHz} / \mathrm{V}$.


Figure 3. Typical Loop Filter

## Power Management

Independent power-up/power-down control of the transmit path, receive path, and frequency synthesizer is provided by the TXEN, RXEN and SYNTHEN controls, respectively. When all of the functions are powered down, the current drain from the voltage supply $(\mathrm{Vcc})$ is at a minimum.


Figure 4. Timing Diagram

Table 1. Swallow Counter Data Input

| Synth. Channel No. (A) | Frequency (MHz) | S5 | S4 | S3 | S2 | S1 | S0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 2392.2 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 2394.0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 2 | 2395.8 | 0 | 0 | 0 | 0 | 1 | 0 |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| 6 | 2403.0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 7 | 2404.8 | 0 | 0 | 0 | 1 | 1 | 1 |
| 8 | 2406.6 | 0 | 0 | 1 | 0 | 0 | 0 |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| 25 | 2437.2 | 0 | 1 | 1 | 0 | 0 | 1 |
| 26 | 2439.0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 27 | 2440.8 | 0 | 1 | 1 | 0 | 1 | 1 |
| $\vdots$ | 2473.2 | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| 45 | 2475.0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 46 | 2476.8 | 1 | 0 | 1 | 1 | 1 | 1 |
| 47 | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| $\vdots$ | 2502.0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 61 | 2503.8 | 1 | 1 | 1 | 1 | 1 | 0 |
| 62 | 2505.6 | 1 | 1 | 1 | 1 | 1 | 1 |
| 63 |  |  |  |  |  |  |  |

## Recommendations on Layout and Implementation

A typical applications schematic is shown in Figure 5
Decouple all Vcc pins as close as possible to the supply pin.
All ground pins should have minimum trace inductance to ground. If a ground plane cannot be provided right at the pins, the vias to the ground plane should be placed as close to the pins as possible. There should be one via for each ground pin. If the ground plane is at the bottom layer, it is recommended to have two vias in parallel for each ground pin.

Connect all no connect (NC) pins to the ground.
VCC1 (pin 6), VCC2 (pin 7), VCC3 (pin 25), and VCC4 (pin 31) should be connected to the common Vcc supply through individual decoupling networks.

RTXD should be chosen to provide a typical baseband spread spectrum signal level of $0.10 \mathrm{Vp}-\mathrm{p}$, to the TXD pin (pin 8).

The routing of the trace to pin 3 (FREF) is very important to minimize the coupling of the reference clock ( 9.6 MHz ) into the

LO. The FREF trace should be well isolated from all other traces, preferably by grounded strips on either side of the trace.

All traces from the VCO to pins 38 and 39 should be as short as possible with a characteristic impedance of $50 \Omega$.

## Exposed Paddle Soldering

The RF109 48-pin TQFP package has an exposed (metal) paddle on the bottom. The footprint dimensions of the exposed paddle are shown in Figure 6 The printed circuit board should provide through hole connections to the ground plane to ground the exposed paddle. The solder mask opening should have the same size as the exposed paddle. All relevant manufacturing considerations for this type of package should be taken into account.

## ESD Sensitivity

The RF109 is a static-sensitive electronic device. Do not operate or store near strong electrostatic fields. Take proper Electrostatic Discharge (ESD) precautions.


Figure 5. Typical Application Diagram - RF109

## Interface Description

Table 2. RF109 Pin Signal Description (1 of 2)

| Pin | Signal | Type | Description |
| :---: | :---: | :---: | :---: |
| Digital Signals ${ }^{1}$ |  |  |  |
| 18 | TXEN | Input | ```Transmit Enable. Switches on/off bias power to the transmitter circuitry. 1:Tx on 0: Tx off``` |
| 9 | RXEN | Input | Receive Enable. Switches on/off bias power to the receiver circuitry. $\begin{aligned} & \text { 1: Rx on } \\ & 0: \text { Rx off } \end{aligned}$ |
| 46 | SYNTHEN | Input | Synthesizer Enable. Switches on/off bias power to the synthesizer circuitry. <br> 1: Synthesizer on <br> 0 : Synthesizer off |
| $\begin{aligned} & 21 \\ & 22 \end{aligned}$ | $\begin{array}{\|l\|l} \text { PS1 } \\ \text { PS2 } \end{array}$ | Input <br> Input | Transmit Power. These two control bits select the PA output power. <br> PS1=0, PS2=0: High (-8 dBm typical, single-ended) <br> PS1=0, PS2=1: Medium ( -18 dBm typical, single-ended) <br> PS1=1, PS2=0: Low (-26.5 dBm typical, single-ended) <br> PS1=1, PS2=1: Undefined |
| 10 | LNAATTN | Input | LNA Attenuator. This control signal toggles the LNA gain between the low gain state and the high gain state. <br> 1: Low gain, attenuator enabled <br> 0: High gain, attenuator disabled |
| 3 | FREF | Input | Reference Oscillator. This digital input clock signal is used to provide the reference frequency for the synthesizer. A 9.6 MHz clock provides channel spacing of 1.8 MHz (see table 1) |
| 2 | CLK | Input | Synthesizer Programming Clock. This is the clock input signal used to serially shift the synthesizer data bits into the synthesizer input register. The rising edge of CLK is used to load each data bit. |
| 4 | DATA | Input | Synthesizer Programming Data. This is the serial data input bit stream used to program the synthesizer. Data bits are shifted from MSB first to LSB. The DATA bit is loaded into the synthesizer input register on the rising edge of the CLK signal. |
| 47 | STROBE | Input | Synthesizer Programming Strobe. This signal is used to transfer the synthesizer data bits from the input register to the pulse swallow counter, after all of the data bits have been shifted in. The data is transferred on the rising edge of the STROBE signal. |
| Analog Signals |  |  |  |
| 8 | TXD | Input | Transmit Data. This input signal is used as the modulating signal. TXD is a single-ended, 1.2 Mbps NRZ signal from the baseband modem. The TXD signal shall be filtered first if any data/spectral shaping is desired. A resistor divider should be used to provide the desired signal level at the TXD input of the RF109. |
| 5 | TXREF | Input | Tx Reference. This is the reference for the TXD input. It is AC-coupled to ground. |
| 23 | GCREF | Input | Gain Control Reference. This is the reference for the gain control input. It is connected to ground. |
| $\begin{aligned} & 28 \\ & 29 \end{aligned}$ | $\begin{aligned} & \text { RXI- } \\ & \text { RXI+ } \end{aligned}$ | Output <br> Output | Received In-Phase Signal Negative, Received In-Phase Signal Positive. This differential signal pair is the in-phase portion of the baseband output of the receiver. The differential output signal level is typically $0.5 \mathrm{Vp}-\mathrm{p}$, within the AGC operating range of 1.35-1.9 V. |
| $\begin{aligned} & 26 \\ & 27 \end{aligned}$ | RXQ- RXQ+ | Output <br> Output | Received Quadrature Signal Negative, Received Quadrature Signal Positive. This differential signal pair is the quadrature portion of the baseband output of the receiver. The differential output signal level is typically $0.5 \mathrm{Vp}-\mathrm{p}$, within the AGC operating range of 1.35-1.9 V. |
| 24 | AGC | Input | Auto Gain Control. This analog input signal is used to control the gain of the baseband VGAs in the receiver. This signal is generated by the baseband ASIC as part of the AGC control loop. An increase in the AGC voltage decreases the baseband VGA gain. The control loop provides a typical receive baseband differential signal of $0.5 \mathrm{Vp}-\mathrm{p}$ over the VAGC range of 1.35-1.9 V. |
| $\begin{aligned} & 38 \\ & 39 \end{aligned}$ | $\begin{array}{\|l\|l} \text { VCO1 } \\ \text { VCO2 } \end{array}$ | Input <br> Input | Voltage Controlled Oscillator. This differential input provides the local oscillator signal from an external VCO to the RF109 mixers. An external BALUN may be used to convert a single-ended external VCO signal to the differential signals, VCO1 and VCO2, required by the RF109. The differential input signal level required is typically $200 \mathrm{mVp}-\mathrm{p}$. |
| 43 | CHPO | Output | Charge Pump Output. This output signal is used to control the external 2.4 GHz VCO. The CHPO current is typically $\pm 250 \mu \mathrm{~A}$. |
| 11 | LNAIN | Input | RF Input. This is the received RF input signal that is routed to the LNA of the RF109. This pin should be externally matched to $50 \Omega$. The received signal must be AC coupled into LNAIN with a 12 pF series capacitor. |
| $\begin{aligned} & 15 \\ & 16 \end{aligned}$ | $\begin{aligned} & \text { RFO1 } \\ & \text { RFO2 } \end{aligned}$ | Output | RF Output. These are the differential transmit output signals from the RF109. The single-ended output impedance is $50 \Omega$. The RF output signals are internally AC-coupled. The unused signal should be terminated to ground through a $50 \Omega$ resistor. |

Table 2. RF109 Pin Signal Description (2 of 2)

| Pin | Signal | Type | Description |
| :---: | :---: | :---: | :---: |
| Miscellaneous |  |  |  |
| 20 | MODSET | - | Modulator Gain Setting. Transmit modulator gain can be adjusted by the resistor connected to the pin. |
| 13 | GMCRES | - | GMC resistor to set the cutoff frequency of the baseband filter. |
| 19 | MIXBPC | - | Mixer bias bypass capacitor. |
| $\begin{array}{\|l\|} 32 \\ 33 \end{array}$ | $\begin{aligned} & \text { SRQ- } \\ & \text { SRQ+ } \end{aligned}$ | - | Q channel DC offset cancellation servo capacitor connections. |
| $\begin{aligned} & 34 \\ & 35 \end{aligned}$ | SRISRI+ | - | I channel DC offset cancellation servo capacitor connections. |
| $\begin{aligned} & 1,12,36,37, \\ & 40,41,42, \\ & 48 \end{aligned}$ | NC | - | No Connect. It is recommended to connect these pins to ground. |
| Power Supply Terminals |  |  |  |
| 6 | VCC1 | Supply | Positive supply terminal. |
| 7 | VCC2 | Supply | Positive supply terminal. |
| 25 | VCC3 | Supply | Positive supply terminal. |
| 31 | VCC4 | Supply | Positive supply terminal. |
| 44 | VCC5 | Supply | Positive supply terminal. |
| 45 | VCC6 | Supply | Positive supply terminal. |
| 14, 17, 30 | GND | Supply | Power supply ground terminal. |
| Notes: <br> 1. All digital signals are CMOS compatible. |  |  |  |

## Specifications

Table 3. Electrical Specifications ${ }^{(1)}$ (1 of 3)
Note: $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{VcC}=3.6 \mathrm{~V}$, flo $=2449.8 \mathrm{MHz}$

| Parameter |  | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Receiver Section |  |  |  |  |  |
| RX voltage gain: $\quad$LNA high-gain mo  <br> GC $=$ <br> GC $=$ <br> GC $=$ | $\text { NAATTN }=0 \text { ) }$ <br> V | 94.5 | $\begin{gathered} 100 \\ 76 \\ 37 \end{gathered}$ | 105.5 | dB |
| LNA gain step delta Gain LNAAT |  |  | 27 |  | dB |
| RX gain variation vs. frequency $2400 \mathrm{MHz}<$ flo $<2483.5 \mathrm{MHz}$ |  | -1.5 | 0.5 | 2.0 | dB |
| RX SSB noise figure: High-gain mode, GC $=1.35 \mathrm{~V}$ |  |  | 9 |  | dB |
| LNA low-gain mode, GC $=1.9 \mathrm{~V}$ |  |  | $\begin{gathered} \hline-33 \\ -3 \end{gathered}$ |  | dBm |
| RX input P1dB:$\begin{gathered} \text { LNA high-gain mode ( LNAATTN }=0) \\ \text { GC }=1.35 \mathrm{~V} \\ \text { GC }=1.65 \mathrm{~V} \\ \text { GC }=1.9 \mathrm{~V} \\ \text { LNA low-gain mode }(\text { LNAATTN }=1) \\ \text { GC }=1.9 \mathrm{~V} \end{gathered}$ |  |  | $\begin{gathered} -90.5 \\ -65 \\ -36 \\ -10 \end{gathered}$ |  | dBm |
| I/Q phase imbalance |  |  |  | $\pm 7$ | deg |
| I/Q amplitude imbalance |  |  |  | 3 | dB |
| Input high voltage, LNAATTN, RXEN Input low voltage, LNAATTN, RXEN | $\begin{aligned} & \mathrm{VIH} \\ & \mathrm{VIL} \end{aligned}$ | 1.9 |  | 0.75 | V |
| Input high current, RXEN Input low current, RXEN | $\overline{\mathrm{IIH}}$ <br> IIL | -10 | 125 | $\begin{gathered} 200 \\ 10 \end{gathered}$ | $\mu \mathrm{A}$ |
| Input high current, LNAATTN Input low current, LNAATTN | $\begin{aligned} & \text { IIH } \\ & \text { IIL } \end{aligned}$ | -10 |  | 60 | $\mu \mathrm{A}$ |
| GC lin |  | -500 |  | 500 | $\mu \mathrm{A}$ |
| Baseband amplifier gain control range (GC = 1.35-1.9 V) |  |  | 63 |  | dB |
| GC input voltage range |  | 1.35 | 1.65 | 1.9 | V |
| Baseband amplifier gain control sensitivity | $\begin{aligned} & \mathrm{GC}=1.35-1.9 \mathrm{~V} \\ & \mathrm{GC}=1.35 \mathrm{~V} \\ & \mathrm{GC}=1.65 \mathrm{~V} \\ & \mathrm{GC}=1.90 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.14 \\ & 0.01 \\ & 0.15 \\ & 0.13 \\ & \hline \end{aligned}$ | 0.17 | $\mathrm{dB} / \mathrm{mV}$ |
| RX P1dB @ 3.9 MHz offset | LNA high gain, GC=1.9V |  | -24 |  | dBm |
| Baseband output load capacitance |  |  | 20 | 50 | pF |
| Baseband LPF 3 dB bandwidth ( $\mathrm{Rgmc}=825 \Omega$ ) |  | 650 | 820 | 970 | kHz |
| Baseband selectivity @ 3.9 MHz |  | 60 | 70 |  | dB |
| Baseband common mode output |  | 1.0 | Vcc - 1.55 | Vcc-1.0 | V |
| Baseband I,Q DC offset |  |  |  | 25 | mV |
| RXI, RXQ DC and gain settle time ${ }^{(2)}$ from initial RXEN input at TDD rate $>250 \mathrm{~Hz}$ |  |  | 50 | 100 | $\mu \mathrm{S}$ |
| Baseband HPF 3dB bandwidth (servo capacitors $=82 \mathrm{nF}$ ) |  | 13 | 22 | 29 | kHz |
| Baseband output voltage swing (peak differential) |  |  | 250 |  | mVp |
| Baseband output SNR ( $\mathrm{GC}=1.9 \mathrm{~V}$ ) |  |  | 31 |  | dB |

Table 3. Electrical Specifications (2 of 3)

| Parameter |  | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Transmitter Section |  |  |  |  |  |
| Gain variation vs. frequency $\quad 2400 \mathrm{MHz}$ < flo < 2483.5 MHz |  |  | 0.5 | 1.5 | dB |
| Peak-envelope output power (single-ended): ${ }^{(3)}$ <br> High power mode (PS1 = 0, P <br> Medium power mode (PS1 = 0 <br> Low power mode (PS1 = 1, P <br> Undefined mode (PS1 =1, PS2 | 0) $2=1 \text { ) }$ | -10.5 | $\begin{gathered} -8.0 \\ -18 \\ -26.5 \\ \text { not used } \end{gathered}$ | -5.0 | dBm |
| IM3 (TXD input signal 2 tones each 60 mVpp ) |  |  | -35 |  | dBC |
| LO suppression relative to peak |  |  | -25 | -15 | dBC |
| TXD input impedance |  |  | 10 |  | $\mathrm{k} \Omega$ |
| TXD input peak-to-peak baseband spread spectrum signal for specified output peak envelope power |  |  | 100 |  | mV pp |
| TXD input bandwidth |  |  | 80 |  | MHz |
| TXD to RF settle time to within spec value from TXEN |  |  |  | 50 | $\mu \mathrm{s}$ |
| Input high voltage, PS1, PS2, TXEN Input low voltage, PS1, PS2, TXEN | $\begin{aligned} & \text { VIH } \\ & \text { VIL } \end{aligned}$ | 1.9 |  | 0.75 | V |
| Input high current, PS1, PS2, TXEN Input low current, PS1, PS2, TXEN | $\begin{aligned} & \hline \mathrm{IH} \\ & \mathrm{IIL} \end{aligned}$ | -10 |  | 60 | $\mu \mathrm{A}$ |
| Input high current TXEN Input low current TXEN | $\begin{aligned} & \mathrm{IH} \\ & \text { IIL } \end{aligned}$ | -10 |  | 100 | $\mu \mathrm{A}$ |
| Frequency Synthesizer Section |  |  |  |  |  |
| Synthesizer frequency range |  | 2392.2 |  | 2505.6 | MHz |
| Differential LO input power across VCO1 and VCO2 |  | -17 | -13 | -9 | dBm |
| Input reference frequency, FREF |  |  | 9.6 |  | MHz |
| Frequency step, Fs |  |  | 1800 |  | kHz |
| Comparison frequency ( 600 kHz ) spur level |  |  |  | -60 | dBc |
| Input high voltage, STROBE, CLK, DATA, SYNTHEN Input low voltage, STROBE, CLK, DATA, SYNTHEN | $\begin{aligned} & \text { VIH } \\ & \text { VIL } \end{aligned}$ | 1.9 |  | 0.75 | V |
| Input high current, STROBE, CLK, DATA Input low current, STROBE, CLK, DATA | $\begin{aligned} & \mathrm{IIH} \\ & \mathrm{IIL} \end{aligned}$ | -10 |  | 40 | $\mu \mathrm{A}$ |
| Input high current, SYNTHEN Input low current, SYNTHEN | $\begin{aligned} & \mathrm{IIH} \\ & \text { IIL } \end{aligned}$ | -10 |  | 100 | $\mu \mathrm{A}$ |
| Input high voltage, FREF Input low voltage, FREF | $\begin{aligned} & \text { VIH } \\ & \mathrm{VIL} \end{aligned}$ | 1.9 |  | 0.75 | V |
| Input high current, FREF Input low current, FREF | $\begin{aligned} & \mathrm{IIH} \\ & \mathrm{IIL} \end{aligned}$ | -10 |  | 100 | $\mu \mathrm{A}$ |
| Charge-pump output current |  |  | $\pm 250$ |  | $\mu \mathrm{A}$ |
| Output short-circuit current | CHPO |  |  | 1.0 | mA |

Table 3. Electrical Specifications (3 of 3)

| Parameter | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply |  |  |  |  |
| Total supply current:  <br> RX mode (RXEN, SYNTHEN = 1)  <br> TX + SYNTH supply current: ${ }^{(3)}$ High power mode <br>  <br>  <br>  <br> Medium power mode <br> Low power mode <br> Synth mode (SYNTHEN = 1)  <br> Sleep mode (RXEN, TXEN, SYNTHEN, LNAATTN = 0)   | $\begin{aligned} & 67 \\ & 31 \end{aligned}$ | $\begin{gathered} 89 \\ 41 \\ 33 \\ 31 \\ 25 \\ 5 \end{gathered}$ | 111 <br> 51 $100$ | mA <br> mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Power supply range ${ }^{(1)}$ | 3.0 | 3.6 | 4.5 | VDC |
| Notes: <br> 1. The specifications in table 3 are guaranteed at a supply voltage of 3.6 VDC , and $T A=25^{\circ} \mathrm{C}$. <br> 2. Gain settled to within $90 \%$ of final value, DC settled to within $10 \%$ of desired signal's final value. <br> 3. TXD input signal $120 \mathrm{mVpp}, 300 \mathrm{kHz}$ sinusoidal at pin $8, \mathrm{Rmod}=1.2 \mathrm{k} \Omega$. |  |  |  |  |

Table 4. Absolute Maximum Ratings

| Parameter | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage $(\mathrm{VCC})^{1}$ | -0.3 | 5 | V |
| Input voltage range ${ }^{1}$ | -0.3 | VCC | V |
| Power dissipation |  | 700 | mW |
| LNA input power |  | +5 | dBm |
| Operating temperature range (TA) | -10 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |

Notes:

1. Voltages are referenced to GND.

## Device Dimensions

RF109 device dimensions are shown below in Figure 6


Figure 6. RF109 Device Dimensions

Copyright © 2000, Conexant Systems, Inc. All Rights Reserved.
Information in this document is provided in connection with Conexant Systems, Inc. ("Conexant") products. These materials are provided by Conexant as a service to its customers and may be used for informational purposes only. Conexant assumes no responsibility for errors or omissions in these materials. Conexant may make changes to specifications and product descriptions at any time, without notice. Conexant makes no commitment to update the information contained herein. Conexant shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Conexant's Terms and Conditions of Sale for such products, Conexant assumes no liability whatsoever.
THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF CONEXANT PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Conexant further does not warrant the accuracy or completeness of the information, text, graphics or other items contained within these materials. Conexant shall not be liable for any special, indirect, incidental, or consequential damages, including without limitation, lost revenues or lost profits, which may result from the use of these materials.

Conexant products are not intended for use in medical, life saving or life sustaining applications. Conexant customers using or selling Conexant products for use in such applications do so at their own risk and agree to fully indemnify Conexant for any damages resulting from such improper use or sale.
The following are trademarks of Conexant Systems, Inc.: Conexant, the Conexant C symbol, and "What's Next in Communications Technologies". Product names or services listed in this publication are for identification purposes only, and may be trademarks of third parties. Third-party brands and names are the property of their respective owners.


