

## **Preliminary**

SiW3500


#### ULTIMATEBLUE

#### **Features**

- RF System on Chip (SoC) for Bluetooth wireless technology combining a 2.4 GHz transceiver, baseband processor, and protocol stack ROM.
- Bluetooth specification V1.2 qualified including mandatory and optional functions such as AFH and eSCO.
- Manufactured using standard 0.18-micron CMOS process technology.
- UART based Host Control Interface (HCI) transport layer supports standard and 3-wire modes.
- Direct conversion RF architecture improves receiver-blocking performance.
- I/O voltage supply can range from 1.62 V to 3.63 V.
- -85 dBm receiver sensitivity and +2 dBm transmitter power typical performance specifications.
- Integrated analog and digital voltage regulators simplify system design.
- 50 Ω RF I/O does not need any additional external impedance matching components.
- Flexible reference clock source options including crystal or direct input from the host platform.
- Internal temperature compensated transmitter and receiver circuits deliver consistent performance from -40° to +85°C.
- On-chip ROM software storage with patch capability.

#### **Applications**

- · Mobile phones and smart phones.
- · Bluetooth audio headset.
- · Bluetooth hands-free kit.



## **Block Diagram**

## **Product Description**

The UltimateBlue SiW3500™ is a RF System On Chip (SoC) that combines a 2.4 GHz transceiver, baseband processor, and protocol stack software for Bluetooth® wireless technology. Due to its low power CMOS process, the SiW3500 is ideally suited for applications such as mobile phones, audio headsets, and other embedded products.

The SiW3500 integrates an ARM7TDMI processor for software execution from either internal ROM or external FLASH memory. The standard SiW3500 ROM contains the Bluetooth lower layer stack software including the HCI transport driver.

The SiW3500 is packaged in a 6 x 6 Pb-Free 96-VFBGA that meets RoHS (Green) requirements. Known Good Die (KGD) is available for special applications.

# Optimum Technology Matching® Applied □ Si BJT □ GaAs HBT □ GaAs MESFET □ Si Bi-CMOS □ SiGe HBT ▼ Si CMOS

		J SI CIVIOS
GalnP/HBT	☐ GaN HEMT	SiGe Bi-CMOS

## **Radio Features**

- RF System on Chip (SoC) for Bluetooth wireless technology combining a 2.4 GHz transceiver, baseband processor, and protocol stack ROM.
- Bluetooth specification V1.2 qualified including mandatory and optional functions such as AFH and eSCO.
- Manufactured using standard 0.18 m CMOS process technology.
- UART based Host Control Interface (HCI) transport layer supports standard and 3-wire modes.
- Direct conversion RF architecture improves receiver-blocking performance.
- I/O voltage supply can range from 1.62 V to 3.63 V.
- -85 dBm receiver sensitivity and +2 dBm transmitter power typical performance specifications.
- · Integrated analog and digital voltage regulators simplify system design.
- 50 Ω RF I/O does not need any additional external impedance matching components.
- Flexible reference clock source options including crystal or direct input from the host platform.
- Internal temperature compensated transmitter and receiver circuits deliver consistent performance from -40° to +85°C.
- On-chip ROM software storage with patch capability.

## **Baseband Features**

- Hardware based GFSK MODEM and packet processing contributes to lower system current consumption with minimal software overhead.
- ARM7TDMI processor efficiently executes all protocol stack and application software.
- Software execution from either internal ROM or external FLASH memory. The SiW3500 features a ROM patch
  mechanism that allows substituting small portions of ROM code with code either downloaded from the host or stored
  in external EEPROM.
- Extensive multi function I/Os allow flexible product configurations.
- Auxiliary analog-to-digital converter (ADC) is available for applications such as battery level detection.

#### **Standard Protocol Stack Features**

- Full-featured lower layer Bluetooth protocol stack software up to the host interface (HCI).
- Bluetooth 1.2 qualified including mandatory and optional features such as AFH, extended SCO, faster connections, and LMP improvements.
- Full Bluetooth connection capabilities with support for piconet and scatternet modes and device scanning during SCO connection.
- Able to establish up to 3 SCO connections simultaneously.
- Supports low power connection states such as hold, sniff, and park modes with selectable sniff intervals.
- Full support of Bluetooth test modes for use during production.
- · Verified HCl command level compatibility with multiple upper layer stack software.

## **Additional Protocol Stack Features**

- Proprietary channel assessment algorithm provides fast and accurate determination of occupied channel for use in AFH mode.
- In addition to AFH, UltimateBlue Coexistence Technology is part of the baseline protocol stack. UltimateBlue coexistence minimizes interference to 802.11b/g products.
- The Channel Quality Driven Data Rate (CQDDR) feature optimizes data transfer in noisy or weak signal environments.
- Full selection of upper layer protocol stack software and profiles available for license and customization.

ROM Features	SiW3500 HCI	SiW3500 Headset
Protocol Stack		
Lower stack up to HCI	[	[
UltimateBlue Coexistence	]	[
Upper Stack (L2CAP, SDP, RFCOMM)	-	[
Programming Interface (API)	-	[
Profiles		
Headset Profile (HSP)	-	[
Hands Free Profile (HFP)	-	[

= Included in SiW3500 ROM

## **External System Interfaces**

## **Host HCI Transport (UART)**

The high speed UART interface provides the physical transport between the SiW3500 and the application host for the transfer of Bluetooth data compliant with the Bluetooth specification. The table below shows the supported configurations. The default baud rate is 115,200 bps and can be set depending on the product.

SiW3500 Radio Processor HCI UART Parameters	Required Host Setting
Number of data bits	8
Parity bit	No parity
Stop bit	1 stop bit
Flow control	RTS/CTS
Host flow-off response requirement from the SiW3500	8 bytes
SiW3500 IC flow-off response requirement from host	2 bytes
Supported baud rates	9.6k, 19.2k, 38.4k, 57.6k, 115.2k, 230.4k, 460.8k, 500k, 921.6k, 1M, 1.5M, 2M

### **Host HCI Transport (3-Wire UART)**

To reduce the number of signals and to increase the reliability of the HCI UART interface, a 3-wire UART protocol is available in the SiW3500. The protocol is compliant with the Bluetooth specification H:5 transport and backwards compatible with the BCSP 3-wire UART protocol. Selection between H:4 UART, H:5 UART, and BCSP UART is done automatically by the SiW3500.

SiW3500 Radio Processor HCI 3-Wire UART Parameters	Required Host Setting
Number of data bits	8
Parity bit	Even
Stop bit	1 stop bit
Error detection	SLIP and checksum
Sleep modes	Shallow and deep

#### **Audio Codec Interface**

The SiW3500 supports direct interface to an external audio CODEC or PCM host device. The interface provides the following configurations:

- Standard PCM clock rates from 64 kHz to 2.048 MHz with multi-slot handshakes and synchronization.
- · Supports either master or slave mode.
- Supports any PCM data size up to 16 bits.
- · Compatible with Motorola SSI mode.

Configuration of the CODEC interface is done by the firmware during boot-up by reading non-volatile memory (NVM)
parameters.

## Multi-function I/Os (MFPs)

Up to 8 (eight) multi-function I/O ports are available in the SiW3500. The table below identifies the I/Os and their usage.

Multi Function I/O Number	Possible Usage Configuration	
MFP[0]	General purpose.	
MFP[1]	CLOCK_REQ_IN, HOST_WAKEUP, General purpose.	
MFP[2]	Address A[18], SYNC_CLOCK, AUX_RTS, General purpose.	
MFP[3]	FREQ_SEL[3], SYNC_DATA, General purpose.	
MFP[4]	FREQ_SEL[1], General purpose.	
MFP[5]	FREQ_SEL[2], General purpose.	
MFP[6]	AUX_RXD, General purpose.	
MFP[7]	AUX_CTS, TX_RX_SWITCH, General purpose.	

#### **External Memory Interface**

The SiW3500 does not require additional memory for standard below HCI protocol functions. An external memory interface is available for execution of protocol stack software from FLASH memory if desired. If external FLASH memory will be used, the read access time of the device must be 100 ns or less.

## **Auxiliary UART**

The SiW3500 can be configured and enabled with an auxiliary UART port. This UART port can be used for debug depending on the application software.

Signal	Description
AUX_TXD	TX Data
AUX_RXD	RX Data
AUX_CTS	Clear To Send
AUX_RTS	Request To Send

## **External Power Amplifier Interface**

The SiW3500 supports the use of an external power amplifier for +20 dBm designs. When enabled, these signals provide an integrated interface for the control of an external PA.

Signal	Description
IDAC	Power control to external PA. This output provides a variable current source that can be used to control the external PA. Leave unconnected if not used
TX_RX_SWITCH	Output signal used to indicate the state of the radio. This could be used as a direction control for the PA. The polarity is programmable with the default set as: Low = Transmit; High = Receive.

#### **Power Management**

The HOST\_WAKEUP and EXT\_WAKE signals are used for power management control of the SiW3500. HOST\_WAKEUP is an output signal used to indicate Bluetooth activity to the host. EXT\_WAKE is an input signal used by the host to wake up the SiW3500 from sleep mode.

For control of the reference clock source, CLOCK\_REQ\_IN and CLOCK\_REQ\_OUT can be made available to turn on/off an external reference clock source.

## **General-Purpose Analog to Digital Converter (ADC)**

The SiW3500 incorporates a general-purpose ADC that can be enabled to sample external analog voltage. The ADC has an 8-bit resolution.

## **External EEPROM Controller and Interface**

This interface is intended for communication to an optional EEPROM when using the SiW3500 in ROM mode. The

EEPROM is not required for configurations with external flash. The EEPROM is the non-volatile memory (NVM) in the system and contains the system configuration parameters such as the Bluetooth device address, the CODEC type, as well as other parameters. These default parameters are set at the factory, and some parameters will change depending on the system configuration. Optionally, the memory parameters can be downloaded from the host processor at boot up eliminating the need for EEPROM. Please consult the Application Support team for details. The EEPROMs should have a serial I<sup>2</sup>C interface with a minimum size of 2 Kbits and 16-byte page write buffer capabilities.

## **General System Requirements**

## **System Reference Clock**

The SiW3500 chip can use either an external crystal or a reference clock as the system clock input. A partial list of supported frequencies (in MHz) includes: 9.6, 12, 12.8, 13, 14.4, 15.36, 16, 16.8, 19.2, 19.68, 19.8, 26, 32, 38.4, and 48. For other frequencies, please contact Applications Support. The system reference crystal/clock must have an accuracy of ±20 PPM or better to meet the Bluetooth specification.

#### **Low Power Clock**

For the Bluetooth low power clock, a 32.768 kHz crystal can be used to drive the SiW3500 oscillator circuit, or alternatively, a 32.768 kHz reference clock signal can be used instead of a crystal. If the lowest power consumption is not required during low-power modes such as sniff, hold, park, and idle modes, the 32.768 kHz crystal may be omitted in the design.

If the 32.768 kHz clock source is used, the clock source should be connected to the CLK32\_IN pin and must meet the following requirements:

- For AC-coupled via 100 pF or greater (peak-to-peak voltage): 400 mV<sub>P-P</sub> < CLK32 IN < V<sub>DD-C</sub>
- · For DC-coupled:

CLK32\_IN minimum peak voltage < V<sub>IL</sub> CLK32\_IN maximum peak voltage > V<sub>IH</sub> Where V<sub>IL</sub> = 0.3 \* V<sub>DD\_C</sub> Where V<sub>IH</sub> = 0.7 \* V<sub>DD\_C</sub>

For both cases, the signal is not to exceed:
 -0.3 V < CLK32\_IN < V<sub>DD C</sub> + 0.3 V

#### **Power Supply Description**

The SiW3500 operates at 1.8 V core voltage for internal analog and digital circuits. The chip has internal analog and digital voltage regulators simplifying power supply requirements to the chip. The internal voltage regulators can be supplied directly from a battery or from other system voltage sources. Optionally, the internal regulators can be bypassed if 1.8 V regulated source is available on the system.

Function	Internal Analog Regulator	Internal Digital Regulator
Regulator input pin	$V_{BATT\_ANA} = 2.3 \text{ to } 3.63 \text{ V}$	$V_{BATT\_DIG} = 2.3 \text{ to } 3.63 \text{ V}$
Regulator output pin	V <sub>CC_OUT</sub> = 1.8 V	V <sub>DD_C</sub> = 1.8 V

#### Internal Regulator Used

Function	Analog Core Circuits	Digital Core Circuits
Circuit voltage supply pin	V <sub>CC</sub> = 1.8 V	V <sub>DD_C</sub> = 1.8 V

### **Internal Regulator Bypassed**

**Note**: Both regulators can be bypassed if external regulation is desired. When bypassing the analog regulator, the VBATT\_ANA and VCC\_OUT pins must be tied together and the external analog voltage (1.8 V) should be applied to the VBATT\_ANA pin. When bypassing the digital regulator, the VBATT\_DIG pin should be left unconnected and the external digital voltage (1.8 V) should be applied to VBB\_OUT pin.

The power for the I/Os is taken from two separate sources ( $V_{DD\ P}$  and  $V_{DD\ P}$  ALT). They can range from 1.62 to 3.63

Volts to maintain compatibility with a wide range of peripheral devices. Please check the pin list for the exact pins that are powered from the  $V_{DD\ P}$  and  $V_{DD\ P}$  are a solutions and  $V_{DD\ P}$  a

#### **RF I/O Description**

The SiW3500 employs single-ended RF input and output pins for reduced external components. In typical Class 2 (0 dBm nominal) applications, no external matching components are necessary.

## **On-Chip Memory**

The SiW3500 Radio Processor integrates both SRAM and ROM. The ROM is pre-programmed with Bluetooth protocol stack software (HCl software) and boot code that executes automatically upon reset. The boot code serves to control the boot sequence as well as to direct the execution to the appropriate memory for continued operation.

## **Configuration Selection**

## **Reference Frequency Selection**

The SiW3500 is designed to operate with multiple reference frequencies. During boot, specific frequency select I/O pins are sampled to determine the default reference frequency. The reference frequency setting will be set according to the following table:

FREQ_SEL3 (MFP[3])	FREQ_SEL2 (MFP[5])	FREQ_SEL1 (MFP[4])	FREQ_SEL0 (ADC_IN)	Frequency
0	0	0	0	15.36 MHz
0	0	0	1	19.2 MHz
0	0	1	0	19.44 MHz
0	0	1	1	19.68 MHz
0	1	0	0	19.8 MHz
0	1	0	1	26 MHz
0	1	1	0	38.4 MHz
0	1	1	1	Do not program frequency (leave as ref/2 and set according to system parameters).
1	0	Х	Х	32 MHz
1	1	0	0	32 MHz
1	1	0	1	12 MHz
1	1	1	0	13 MHz
1	1	1	1	14.4 MHz

#### **Application Software Memory Selection**

The SiW3500 can support application (protocol stack) software execution from internal ROM or external FLASH memory. To run from internal ROM, pins D[9] and D[10] must be connected together as shown in the application circuit section of this document (Application Circuit). To run from external flash memory, the flash must be connected as shown in the application circuit diagram and contain valid application code. If the external memory does not have valid program data, the device enters a download mode in which a valid program may be loaded into the external memory through a sequence of commands over the HCI transport layer.

## **Pin Description**

The following table provides detailed listings of pin descriptions arranged by functional groupings.

Name	Pad Type	Ball	Description
Radio (Power fro	om VCC)		
RF_IO	Analog	A2	RF signal. Input and output.
TX_BIAS	Analog	A4	Internal transmitter driver bias.
VTUNE	Analog	A6	Pin for reference PLL loop filter, only used if reference frequency is not integer multiples of 4 MHz.
CHG_PUMP	Analog	F1	Pin for RF loop filter.
XTAL_N	Analog	B7	System clock crystal negative input. If a reference clock is used, this pin should be left unconnected.
XTAL_P/CLK	Analog	A7	System clock crystal positive input or reference clock input.
IDAC	Analog	B1	Power control to external power amplifier. This output provides a variable current source that can be used to control the external power amp. Leave unconnected if not used.
ADC_IN	Analog	J2	Analog to digital converter input or FREQ_SEL_(0).
VREFN_CAP	Analog	C2	Decoupling capacitor for internal A/D converter voltage reference.
VREFP_CAP	Analog	C1	Decoupling capacitor for internal A/D converter voltage reference.
Low Power Oscil	llator and Reset (Powe	r from VD	D_P_ALT)
CLK32K_IN	Analog	L1	For crystal or external clock input (32.768 kHz).
CLK32K_OUT	Analog	K1	Drive for crystal.
RESET_N	CMOS input	G1	System level reset (active low).
Power Control In	terface (Power from V	DD_P)	
PWR_REG_EN	CMOS bi-directional	G2	CLOCK_REQ_OUT control line for external TCXO by default, or can be used as enable for an external voltage regulator. Programmable active high or active low.
AUX_TXD	CMOS bi-directional	G9	Auxiliary UART serial port output.
Multi-function (M	IFP) I/O (Power from V	DD_P)	
MFP [0]	CMOS bi-directional	F3	Multi-function I/O port.
MFP [1]	CMOS bi-directional	J1	Multi-function I/O port.
MFP [2]	CMOS bi-directional	L6	Multi-function I/O port.
MFP [3]	CMOS bi-directional	F10	Multi-function I/O port.
MFP [4]	CMOS bi-directional	В9	Multi-function I/O port.
MFP [5]	CMOS bi-directional	C8	Multi-function I/O port.
MFP [6]	CMOS bi-directional	C7	Multi-function I/O port.
MFP [7]	CMOS bi-directional	C6	Multi-function I/O port.
PCM Interface (P	Power from VDD_P_AL	<u>r)</u>	
PCM_IN	CMOS bi-directional	H3	PCM data output from SiW3500.
PCM_OUT	CMOS bi-directional	L2	PCM data input to SiW3500.
PCM_CLK	CMOS bi-directional	K3	PCM synchronous data clock to the remote device. Normally an output. Input for slave mode.
PCM_SYNC	CMOS bi-directional	K2	PCM synchronization data strobe to the remote device. Normally an output. Input for slave mode.

Table 1. SiW3500 Radio Processor Pin List

SiW3500

Name	Pad Type	Ball	Description
UART Interface (Po	wer from VDD_P_AL	T)	
UART_RXD	CMOS input	G3	UART receive data.
UART_TXD	CMOS output	L4	UART transmit data.
UART_CTS	CMOS input	H2	UART flow control clear to send.
UART_RTS	CMOS output	H1	UART flow control ready to send.
EXT_WAKE	CMOS input	C5	Wake up signal from host.
External Memory In	nterface (power from	VDD_P)	
A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[6] A[5] A[4] A[3] A[2] A[1]	CMOS output	E11 J11 L5 F11 B8 K6 L7 A10 H11 A11 B11 K9 K7 C10 K10 D10 L11	Address lines.  Note: A[17] and A[16] can be used to support an optional external serial EEPROM when using the internal ROM in place of the external Flash memory.
D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0]	CMOS bi-directional	A9 C9 B10 E10 K5 G11 G10 H9 K4 J9 K8 J6 J5 F9 J4 H10	Data lines.  Note: Connect D[9] to D[10] to use internal ROM.
OE_N	CMOS output	L10	Output enable for external memory (active low).
WE_N/EEPROM_WP	CMOS output	A8	Write enable for external memory (active low).
FCS_N	CMOS output	J10	Chip select for external memory (active low).
Power and Ground			
VBATT_ANA	Power	D3	Positive supply to internal analog voltage regulator.
VBATT_DIG	Power	L9	Positive supply to internal digital voltage regulator.
VCC_OUT	Power	D1	Regulated output from internal analog voltage regulator.
VDD_P	Power	D11 K11	Positive supply for external memory interface and some digital I/Os.
VDD_C	Power	C11 L8	Positive supply for digital circuitry or output of internal digital voltage.

Table 1. SiW3500 Radio Processor Pin List (Continued)

Preliminary

Name	Pad Type	Ball	Description
vcc	Power	A1 B6 C4 E1 E3	Positive supply for RF and analog circuitry.
VSS_P	GND	J8 E9	Ground connections for VDD_P.
VDD_P_ALT	Power	L3	Positive supply for UART, CODEC, and other digital I/Os.
VSS_P_ALT	Ground	J3	Ground connection for VDD_P_ALT.
GND	GND	A3 A5 B2 B3 B4 B5 C3 D2 E2 F2 D9 J7	Ground connections for RF and analog circuitry.

Table 1. SiW3500 Radio Processor Pin List (Continued)

# System Specifications Absolute Maximum Ratings

Parameter	Description	Min	Max	Unit
$V_{DD\_C}$	Digital circuit supply voltage	-0.3	3.63	V
V <sub>CC</sub>	Analog circuit supply voltage	-0.3	3.63	V
$V_{DD\_P}, V_{DD\_P\_ALT}$	I/O supply voltage	-0.3	3.63	V
V <sub>BATT_ANA</sub>	Analog regulator supply voltage	-0.3	3.63	V
$V_{BATT\_DIG}$	Digital regulator supply voltage	-0.3	3.63	V
T <sub>ST</sub>	Storage temperature	-55	+125	°C
RF <sub>MAX</sub>	Maximum RF input level	_	+5	dBm

Note: Absolute maximum ratings indicate limits beyond which the useful life of the device may be impaired or damage may occur.

## **Recommended Operating Conditions**

Parameter	Description	Min	Max	Unit
T <sub>OP</sub>	Operating temperature (industrial grade)	-40	+85	°C
T <sub>EOP</sub>	Extended operating temperature <sup>1</sup>	-40	+105	°C
V <sub>BATT_ANA</sub>	Unregulated supply voltage into internal analog regulator	2.3	3.63	V
$V_{BATT\_DIG}$	Unregulated supply voltage into internal digital regulator	2.3	3.63	V
V <sub>CC</sub>	Regulated supply voltage directly into analog circuits	1.71	1.89	V
$V_{DD\_C}$	Regulated supply voltage directly into digital circuits	1.62	1.98	V
$V_{DD_P}, V_{DD_P\_ALT}$	Digital interface I/O supply voltage	1.62	3.63	V

<sup>1.</sup>The extended operating temperature range applies to special order devices qualified for extended operating range. Please contact factory for details.

## **ESD Rating**

Symbol	Description	Rating
ESD	ESD protection - all pins	2000 V

**Note:** This device is a high performance RF integrated circuit with an ESD rating of 2,000 volts (HBM conditions per Mil-Std-883, Method 3015). Handling and assembly of this device should only be done using appropriate ESD controlled processes.

## **Electrical Characteristics** DC Specification (T<sub>OP</sub>=+25°C, V<sub>DD P</sub>=3.0V)

Symbol	Description	Min.	Тур	Max.	Unit
V <sub>IL</sub>	Input low voltage	GND-0.1	-	0.3·V <sub>DD_P</sub>	V
V <sub>IH</sub>	Input high voltage	0.7·V <sub>DD_P</sub>	-	$V_{DD_P}$	V
$V_{OL}$	Output low voltage	GND	-	0.2·V <sub>DD_P</sub>	V
V <sub>OH</sub>	Output high voltage	0.8 · V <sub>DD_P</sub>	-	$V_{DD_P}$	V
I <sub>OH</sub>	Output high current	_	1	_	mA
I <sub>OL</sub>	Output low current	-	1	_	mA
I <sub>ILI</sub>	Input leakage current	-	1	_	μΑ

## AC Characteristics (T<sub>OP</sub>=+25°C, V<sub>DD P</sub>=3.0V, C<sub>LOAD</sub>=15pF)

Symbol	Description	Тур	Max.	Unit
t <sub>r</sub>	Rise time	5	11	ns
t <sub>f</sub>	Fall time	5	8	ns

## Current Consumption (T<sub>OP</sub>=+25°C, V<sub>BATT</sub>=3.0V using internal regulators)

Operating Mode	Average	Max	Unit
Standby	40	80	μA
Continuous transmit*	48	55	mA
Continuous receive*	54	60	mA
Parked slave, 1.28 sec. interval	90	_	μA
Inquiry scan, 1.28 sec interval	440	_	μA
Page scan, 1.28 sec. interval	560	_	μA
ACL connection, sniff mode, 40 ms interval	1.3	_	mA
ACL data transfer 723 kbps TX, 57 kbps RX	42	_	mA
SCO connection, HV3 packets	22	_	mA

\*Note: Continuous transmit and receive currents are measured in operating modes where there is no activity in baseband digital circuits.

## **Digital Regulator Specification (Top = 25°C)**

Parameter	Description	Min	Тур	Max	Unit
Output voltage	(I <sub>OUT</sub> = 10 mA)	1.62	1.80	1.98	V
Line regulation	$(I_{OUT} = 0 \text{ mA}, V_{BATT\_DIG} = 2.3 \text{ V to } 3.63 \text{ V})$	_	8.0	_	mV
Load regulation	(I <sub>OUT</sub> = 3 mA to 80 mA)	_	9.0	-	mV
Dropout voltage	(I <sub>OUT</sub> = 10 mA)	_	-	250	mV
Output maximum current	Maximum supplied current while maintaining regulation	_	_	80	mA
Quiescent current	Off current	_	10	_	μΑ
Ripple rejection	f RIPPLE = 400 Hz	_	40	_	dB

## **Radio Specification**

Parameter	Description	Min	Тур	Max	Unit
VCO Operating Range	Frequency	2402	-	2480	MHz
PLL lock time	Average tune time	-	60	100	μs

## Receiver Specification $^{1}$ (V<sub>BATT</sub> = 3.3 V, V<sub>CC</sub> = internal analog regulator output, T<sub>OP</sub> = 25 °C)

Parameter	Description	Min	Тур	Max	Unit
Receiver sensitivity	BER < 0.1%	_	-85	-78	dBm
Maximum usable signal	BER < 0.1%	-10	0	_	dBm
C/I co-channel (0.1% BER)	Co-channel selectivity	_	+8.0	+10.0	dB
C/I 1 MHz (0.1% BER)	Adjacent channel selectivity	_	-4.0	-3.0	dB
C/I 2 MHz (0.1% BER)	2nd adjacent channel selectivity	-	-38.0	-35.0	dB
C/I ≥ 3 MHz (0.1% BER)	3rd adjacent channel selectivity	-	-43.0	-40.0	dB
	Fc/3	-23	_	_	dBm
	Fc/2	-25	_	_	dBm
Out of board	2 * Fc/3	-45	-	_	dBm
Out-of-band blocking <sup>2</sup>	30 MHz - 2000 MHz	-10	-	_	dBm
blocking	2000 MHz - 2399 MHz	-27	-	-	dBm
	2498 MHz - 3000 MHz	-27	-	_	dBm
	3000 MHz - 12.75 GHz	-10	_	ı	dBm

Parameter	Description	Min	Тур	Max	Unit
Intermodulation	Max interferer level to maintain 0.1% BER, interference signals at 3 and 6 MHz offset.	-39	-36	-	dBm
Receiver spurious	30 MHz to 1 GHz	_	_	-57	dBm
emission	1 GHz to 12.75 GHz	ı	ı	-47	dBm

<sup>1.</sup> Measured into the chip with 50  $\Omega$  source and no bandpass filter.

## Transmitter Specification $^{1}$ (V<sub>BATT</sub> = 3.3 V, V<sub>CC</sub> = internal analog regulator output, T<sub>OP</sub> = 25 °C)

Parameter	Description	Min	Тур	Max	Unit
Output RF transmit power	At maximum power output level	-2	+2	+5	dBm
	f1 <sub>avg</sub>	140	155	175	kHz
	f2 <sub>max</sub> (For at least 99.9% of all f2 <sub>max</sub> )	115	_	_	kHz
Characteristics	f1 <sub>avg</sub> / f2 <sub>avg</sub>	0.8	_	_	kHz
Initial carrier frequency accuracy	-	-75	-	+75	kHz
	One slot packet	-25	_	+25	kHz
Carrier frequency	Two slot packet	-40	_	+40	kHz
drift	Five slot packet	-40		+40	kHz
	Max drift rate	-	_	20	kHz/50 μs
20 dB occupied bandwidth	Test per Bluetooth specification	_	-	1000	kHz
In-band spurious	2 MHz offset	_	_	-40	dBm
emission	>3 MHz offset	_	_	+5 175 +75 +25 +40 +40 20 1000	dBm
	30 MHz to 1 GHz, operating mode	_	_	-55	dBm
	30 MHz to 1 GHz, idle mode	-	-	-57	dBm
Modulation Characteristics <sup>2</sup> Initial carrier frequency accuracy Carrier frequency drift  20 dB occupied bandwidth In-band spurious emission  Out-of-band spurious	1 GHz to 12.75 GHz, operating mode	-	-	-50	dBm
emission	1 GHz to 12.75 GHz, idle mode	-	_	-47	dBm
	1.8 GHz to 1.9 GHz	-	_	-62	dBm
	5.15 GHz to 5.3 GHz	-	_	+5 175 +75 +25 +40 +40 20 1000 -40 -60 -55 -57 -50 -47	dBm

# Industrial Temperature Performance<sup>1</sup> ( $V_{BATT}$ =2.3 – 3.63 V, $V_{CC}$ =internal analog regulator output, $T_{OP}$ = -40 to +85°C)

Parameter	Description	Min	Тур	Max	Unit
Receiver sensitivity	BER<0.1%	-	-85	-75	dBm
Output RF transmit power	At maximum power output level	-4	+2	+6	dBm
	f1 <sub>avg</sub>	140	155	175	kHz
Modulation Characteristics <sup>2</sup>	f2 <sub>max</sub> (For at least 99.9% of all f2 <sub>max</sub> )	115	-	_	kHz
0.10.00.01.00	f1 <sub>avg</sub> / f2 <sub>avg</sub>	0.8	-	_	kHz
Initial carrier frequency accuracy	-	-75	_	+75	kHz
	One slot packet	-25	-	+25	kHz
Carrier frequency drift	Two slot packet	-40	-	+40	kHz
Carrier frequency drift	Five slot packet	-40	-	+40	kHz
	Max drift rate	_	-	20	kHz/50 μs
20 dB occupied bandwidth	Bluetooth specification	_	-	1000	kHz
In-band spurious emission	2 MHz offset	_	-	-40	dBm
in-parid spurious emission	>3 MHz offset	_	-	-60	dBm

<sup>2.</sup> Out-of-band blocking guaranteed by design.

<sup>1.</sup> Measured into the chip with 50  $\Omega$  source and no bandpass filter. 2. Modulation characteristics as measured per test TRM/CA/07/C as defined in the Bluetooth test specification.

Parameter	Description	Min	Тур	Max	Unit
	30 MHz to 1 GHz, operating mode	_	-	-55	dBm
	30 MHz to 1 GHz, idle mode	_	_	-57	dBm
Out-of-band spurious emission	1 GHz to 12.75 GHz, operating mode	_	-70	-50	dBm
	1 GHz to 12.75 GHz, idle mode	_	_	-47	dBm
	1.8 GHz to 1.9 GHz	_	_	-62	dBm
	5.15 GHz to 5.3 GHz	_	-	-47	dBm

<sup>1.</sup> Measured into the chip with 50  $\Omega$  impedance and no bandpass filter. Industrial temperature performance guaranteed by design.

## **Analog Voltage Supply Requirements**

The SiW3500 processor is designed for use with its own internal low noise analog voltage regulator. This configuration is recommended for all applications. When necessary, the internal analog regulator can be bypassed. In situations where bypassing the internal analog regulator is required, the supply voltage to the analog circuit must satisfy the following requirements to preserve the RF performance characteristics.

Parameter	Description	Min	Max	Unit
VCC	Analog supply voltage to all VCC input pins	1.71	1.89	V
Minimum load current	External regulator current	80	_	mA
Minimum ripple rejection	At 400Hz	40	_	dB
Output noise	Integrated 10 Hz to 80 kHz noise	_	22	mV RMS

## **External Reference Requirements**

It is possible to provide a number of reference frequencies that are typical in most cellular phones directly into ball B7 (XTAL\_P/CLK) of the device. Refer to "System Reference Clock" on page 41 for a list of supported reference frequencies.

Parameter	Description	Min	Max	Unit
Phase noise	100 Hz offset	_	-100	dBc/Hz
	1 kHz offset	-	-120	dBc/Hz
	10 kHz offset	-	-140	dBc/Hz
Drive level	AC amplitude	0.5	V <sub>CC</sub>	V <sub>P-P</sub>
	DC level <sup>a</sup>	0.3	V <sub>CC</sub>	V

a.lf DC-coupled, the external reference signal voltage must stay within this range at all times.

## **Reference Crystal Requirements**

Many reference frequencies are supported by the device. If a crystal is used as the reference frequency source, the typical required parameters are listed below:

Parameter	Description	Min	Тур	Max	Unit
Drive level	-	_	_	0.3	mW
ESR	Effective serial resistance <sup>1</sup>	-	-	150	Ω
Co	Holder capacitance <sup>2</sup>	-	3	5	pF
C <sub>L</sub>	Load capacitance <sup>3</sup>	_	12	18	pF
C <sub>M</sub>	Motional capacitance	-	6	-	fF

<sup>1.</sup> For 32 MHz crystal.


<sup>2.</sup> The modulation characteristic is measured as per test TRM/CA/07/C defined in the Bluetooth Test Specification.

<sup>2.</sup> If DC-coupled, the external reference signal voltage must stay within this range at all times.


<sup>3.</sup> The actual values for C<sub>O</sub> and C<sub>L</sub> are dependent on the crystal manufacturer and can be compensated for by an internal crystal calibration capability.

SiW3500


# **Application Circuit Internal ROM Version**



# Application Circuit External Flash Version




## **VFBGA I/O Configuration (Top View)**



## Packaging and Product Marking Package Drawing

Green package, 96-Pin, 6 mm x6 mm, VFBGA Drawing and Dimensions




Symbol	Min	Max	
А	0.8	1.0	
A1	0.2	0.3	
A2	0.22 REF		
A3	0.45 REF		
b	0.25	0.35	
D	6 BSC		
Е	6 BSC		
е	0.5 BSC		
D1	5 BSC		
E1	5 BSC		

#### Notes:

- 1. Dimension b is measured at the maximum solder ball diameter, parallel to datum plane Z.
- 2. Datum Z is defined by the spherical crowns of the solder balls.
- 3. Parallelism measurement shall exclude any effect of mark on top surface of package.
- 4. All dimensions are in millimeters.
- 5. VFBGA green package solder ball material: 95.5% Sn, 4% Ag, 0.5% Cu.

## **Product Marking**

## 96-Pin, VFBGA Drawing



## **Ordering Information**

Part Number	Operational Temperature Range <sup>1</sup>	Package	Ordering Quantity
SIW3500GIG1	Industrial	96-pin VFBGA, green package	429 pcs. per tray
SIW3500GIG1-T13	Industrial	96-pin VFBGA, green package	2500 on 13" reel
SiW3500DIF1	Industrial	Known good die <sup>2</sup> , green package	Waffle pack
SiW3500DIF1-T13	Industrial	Known good die <sup>2</sup> , green package	2,500 on 13" reel

<sup>&</sup>lt;sup>1</sup>Industrial temperature range: -40°C to +85°C.

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RF Micro Devices, Inc. RF Micro Devices reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.



RF MICRO DEVICES®, RFMD®, Optimum Technology Matching®, Enabling Wireless Connectivity™, UltimateBlue™, and the SiW product name prefix are trademarks of RFMD, LLC. BLUETOOTH is a trademark owned by Bluetooth SIG, Inc., U.S.A. and licensed for use by RF Micro Devices, Inc. Manufactured under license from ARM Limited. ARM, ARM7TDMI and the ARM logo are the registered trademarks of ARM Limited in the EU and other countries. All other trade names, trademarks and registered trademarks are the property of their respective owners.

 $<sup>^2</sup>$  For additional technical details about known good die, please refer to RF Micro Devices document 60 0071 SiW3500DIF Bumped Die Manufacturing Notes.