

## OVERVIEW


The SM5839A is an 8-bit variable-length shift register. The input pins can be configured to function as a 2 to 128-step shift register. The shift clock has a maximum frequency of 54 MHz, making it ideal for high-speed digital signal processing.

## FEATURES

- 2 to 128-step selectable variable-length shift register
- Static circuitry
- 8-bit (byte) word length
- Selectable circulating/non-circulating storage
- 54 MHz maximum operating clock frequency (standard-voltage specification)
- Supply voltage
  - 5.0 ± 0.5 V (standard-voltage specification)
  - 2.7 to 4.5 V (low-voltage specification)
- TTL-compatible input/outputs
- Molybdenum-gate CMOS
- Package
  - 28-pin DIP (SM5839AP)
  - 28-pin VSOP (SM5839AV)

## PINOUT


Top view




## PACKAGE DIMENSIONS

Unit: mm

### 28-pin DIP (SM5839AP)




### 28-pin VSOP (SM5839AV)



## ORDERING INFORMATION

Device	Package
SM5839AP	28-pin DIP
SM5839AV	28-pin VSOP

## BLOCK DIAGRAM



## PIN DESCRIPTION

Number	Name	I/O <sup>1</sup>	Description
1	DIN0	I <sub>p</sub>	Data input 0
2	DIN1	I <sub>p</sub>	Data input 1
3	DIN2	I <sub>p</sub>	Data input 2
4	DIN3	I <sub>p</sub>	Data input 3
5	DIN4	I <sub>p</sub>	Data input 4
6	DIN5	I <sub>p</sub>	Data input 5
7	DIN6	I <sub>p</sub>	Data input 6
8	DIN7	I <sub>p</sub>	Data input 7
9	S6	I <sub>p</sub>	Register length select control 6
10	S5	I <sub>p</sub>	Register length select control 5
11	S4	I <sub>p</sub>	Register length select control 4
12	S3	I <sub>p</sub>	Register length select control 3
13	CLK	I	Clock input
14	VSS	-	Ground
15	S2	I <sub>p</sub>	Register length select control 2
16	S1	I <sub>p</sub>	Register length select control 1
17	S0	I <sub>p</sub>	Register length select control 0
18	DOUT7	O	Data output 7
19	DOUT6	O	Data output 6
20	DOUT5	O	Data output 5

## SM5839A

Number	Name	I/O <sup>1</sup>	Description
21	DOUT4	O	Data output 4
22	DOUT3	O	Data output 3
23	DOUT2	O	Data output 2
24	DOUT1	O	Data output 1
25	DOUT0	O	Data output 0
26	OE	Ip	Output enable
27	ENRC	Ip	Circulating/non-circulating control
28	VDD	–	Supply voltage

1. Ip = input pin with pull-up resistor, I = input pin, O = output pin. All outputs are 3-state pins.

## SPECIFICATIONS

### Absolute Maximum Ratings

$V_{SS} = 0\text{ V}$

Parameter	Symbol	Rating	Unit
Supply voltage range	$V_{DD}$	–0.3 to 7.0	V
Input voltage range	$V_{IN}$	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Storage temperature range	$T_{stg}$	–40 to 125	°C
Power dissipation	$P_D$	330	mW
Soldering temperature	$T_{sld}$	255	°C
Soldering time	$t_{sld}$	10	s

### Recommended Operating Conditions

$V_{SS} = 0\text{ V}$

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Supply voltage range	$V_{DD}$	Standard-voltage specification	4.5	–	5.5	V
		Low-voltage specification	2.7	–	4.5	V
Operating temperature	$T_{opr}$		–20	–	70	°C

### DC Characteristics

Standard-voltage specification:  $V_{DD} = 5.0 \pm 0.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -20$  to  $70\text{ °C}$

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Standby current consumption	$I_{ST}$		–	–	50	$\mu\text{A}$
Operating current consumption	$I_{DD}$	OE = 0 V, $f_{CLK} = 54\text{ MHz}$	–	30	50	mA
Input voltage <sup>1</sup>	$V_{IH}$		2.4	–	–	V
	$V_{IL}$		–	–	0.5	
Output voltage <sup>2</sup>	$V_{OH}$	$I_{OH} = -0.4\text{ mA}$	2.5	–	–	V
	$V_{OL}$	$I_{OL} = 1.6\text{ mA}$	–	–	0.4	
Input current <sup>3</sup>	$I_{IL}$	$V_{IN} = 0\text{ V}$	–	100	200	$\mu\text{A}$

## SM5839A

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Input leakage current <sup>4</sup>	$I_{LL}$	$V_{IN} = 0\text{ V}$	-	-	1	$\mu\text{A}$
Input leakage current <sup>1</sup>	$I_{LH}$	$V_{IN} = V_{DD}$	-	-	1	$\mu\text{A}$
Output high-impedance leakage current <sup>2</sup>	$I_{ZH}$	$V_{OUT} = V_{DD}$	-	-	5	$\mu\text{A}$
	$I_{ZL}$	$V_{OUT} = 0\text{ V}$	-	-	5	

1. All inputs (CLK, DIN0 to DIN7, S0 to S6, OE, ENRC)
2. All outputs (DOUT0 to DOUT7)
3. Inputs DIN0 to DIN7, S0 to S6, OE, ENRC
4. Input CLK only

Low-voltage specification:  $V_{DD} = 3.0 \pm 0.3\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -20\text{ to }70\text{ }^\circ\text{C}$

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Standby current consumption	$I_{ST}$		-	-	50	$\mu\text{A}$
Operating current consumption	$I_{DD}$	$OE = 0\text{ V}$ , $f_{CLK} = 20\text{ MHz}$	-	10	20	$\text{mA}$
Input voltage <sup>1</sup>	$V_{IH}$		2.0	-	-	$\text{V}$
	$V_{IL}$		-	-	0.5	
Output voltage <sup>2</sup>	$V_{OH}$	$I_{OH} = -0.4\text{ mA}$	2.0	-	-	$\text{V}$
	$V_{OL}$	$I_{OL} = 1.6\text{ mA}$	-	-	0.8	
Input current <sup>3</sup>	$I_{IL}$	$V_{IN} = 0\text{ V}$	-	30	60	$\mu\text{A}$
Input leakage current <sup>4</sup>	$I_{LL}$	$V_{IN} = 0\text{ V}$	-	-	1	$\mu\text{A}$
Input leakage current <sup>1</sup>	$I_{LH}$	$V_{IN} = V_{DD}$	-	-	1	$\mu\text{A}$
Output high-impedance leakage current <sup>2</sup>	$I_{ZH}$	$V_{OUT} = V_{DD}$	-	-	5	$\mu\text{A}$
	$I_{ZL}$	$V_{OUT} = 0\text{ V}$	-	-	5	

1. All inputs (CLK, DIN0 to DIN7, S0 to S6, OE, ENRC)
2. All outputs (DOUT0 to DOUT7)
3. Inputs DIN0 to DIN7, S0 to S6, OE, ENRC
4. Input CLK only

## AC Characteristics

Standard-voltage specification:  $V_{DD} = 5.0 \pm 0.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -20\text{ to }70\text{ }^\circ\text{C}$

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
CLK clock frequency	$f_{CLK}$		-	-	54	$\text{MHz}$
CLK rise time	$t_{CR}$		-	-	100	$\text{ns}$
CLK fall time	$t_{CF}$		-	-	100	$\text{ns}$
CLK clock pulsewidth	$t_{WH}$		7	-	-	$\text{ns}$
DIN0 to DIN7, ENRC input setup time	$t_{S1}$		2	-	-	$\text{ns}$
S0 to S6 input setup time	$t_{S2}$		12	-	-	$\text{ns}$
DIN0 to DIN7, ENRC input hold time	$t_{H1}$		2	-	-	$\text{ns}$
S0 to S6 input hold time	$t_{H2}$		0	-	-	$\text{ns}$
DOUT0 to DOUT7 output data delay time	$t_D$	Output load circuit 1	-	-	18	$\text{ns}$


## SM5839A

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
DOUT0 to DOUT7 output data hold time	$t_{OH}$	Output load circuit 1	4	–	–	ns
DOUT0 to DOUT7 output enable delay time	$t_{OEN0}, t_{OEN1}$	Output load circuit 2	–	–	18	ns
DOUT0 to DOUT7 output disable delay time	$t_{ODE0}, t_{ODE1}$	Output load circuit 2	–	–	18	ns


Low-voltage specification:  $V_{DD} = 2.7$  to  $4.5$  V,  $V_{SS} = 0$  V,  $T_a = -20$  to  $70$  °C

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
CLK clock frequency	$f_{CLK}$		–	–	20	MHz
CLK rise time	$t_{CR}$		–	–	100	ns
CLK fall time	$t_{CF}$		–	–	100	ns
CLK clock pulsewidth	$t_{WH}$		10	–	–	ns
DIN0 to DIN7, ENRC input setup time	$t_{S1}$		5	–	–	ns
S0 to S6 input setup time	$t_{S2}$		22	–	–	ns
DIN0 to DIN7, ENRC input hold time	$t_{H1}$		2	–	–	ns
S0 to S6 input hold time	$t_{H2}$		0	–	–	ns
DOUT0 to DOUT7 output data delay time	$t_D$	Output load circuit 1	–	–	35	ns
DOUT0 to DOUT7 output data hold time	$t_{OH}$	Output load circuit 1	7	–	–	ns
DOUT0 to DOUT7 output enable delay time	$t_{OEN0}, t_{OEN1}$	Output load circuit 2	–	–	35	ns
DOUT0 to DOUT7 output disable delay time	$t_{ODE0}, t_{ODE1}$	Output load circuit 2	–	–	35	ns


### Output load circuit 1



### Output load circuit 2



TIMING DIAGRAM



## FUNCTIONAL DESCRIPTION

### Initialization

After power is first applied, up to a maximum of 128 input data cycles are considered invalid. However, any cycle that momentarily sets the register length to 2 steps (by setting S1 to S6 all LOW) and then to the desired value is considered to be the first valid cycle.

### Resister Length Select

The S0 to S6 inputs set the register length (L) to the decimal-value given by the following equation using positive logic (HIGH = 1 and LOW = 0).

$$L = 64 \cdot (S6) + 32 \cdot (S5) + 16 \cdot (S4) + 8 \cdot (S3) + 4 \cdot (S2) + 2 \cdot (S1) + (S0) + 1$$

Length	S6	S5	S4	S3	S2	S1	S0
128	1	1	1	1	1	1	1
127	1	1	1	1	1	1	0
126	1	1	1	1	1	0	1
125	1	1	1	1	1	0	0
↓	↓	↓	↓	↓	↓	↓	↓
66	1	0	0	0	0	0	1
65	1	0	0	0	0	0	0
64	0	1	1	1	1	1	1
↓	↓	↓	↓	↓	↓	↓	↓
3	0	0	0	0	0	1	0
2	0	0	0	0	0	0	×

### Clock and Output Control

Input			Shift register	Output
ENRC	CLK	OE		DOUT0 to DOUT7
×	×	L	–	High impedance
×	×	H	–	Enabled
H	L → H	×	Circulating	–
L	L → H	×	Non-circulating	–

NIPPON PRECISION CIRCUITS INC. reserves the right to make changes to the products described in this data sheet in order to improve the design or performance and to supply the best possible products. Nippon Precision Circuits Inc. assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Nippon Precision Circuits Inc. makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification. The products described in this data sheet are not intended to use for the apparatus which influence human lives due to the failure or malfunction of the products. Customers are requested to comply with applicable laws and regulations in effect now and hereinafter, including compliance with export controls on the distribution or dissemination of the products. Customers shall not export, directly or indirectly, any products without first obtaining required licenses and approvals from appropriate government agencies.



NIPPON PRECISION CIRCUITS INC.

4-3, 2-chome Fukuzumi  
Koto-ku, Tokyo 135-8430, Japan  
Telephone: 03-3642-6661  
Facsimile: 03-3642-6698

NC9615BE 1999.10