



# SM802105

**ClockWorks™ 10GbE**  
**(156.25MHz, 312.5MHz), Ultra-Low Jitter,**  
**LVPECL Frequency Synthesizer**

## General Description

The SM802105 is a member of the ClockWorks™ family of devices from Micrel and provides an extremely low-noise timing solution for 10GbE Ethernet clock signals. It is based upon a unique patented RotaryWave® architecture that provides very-low phase noise.

The device operates from a 3.3V or 2.5V power supply and synthesizes LVPECL output clocks at 156.25MHz or 312.5MHz. There are normally two clock outputs but one output can be achieved by powering down the second output with the OE pin. The SM802105 accepts a 25MHz crystal or LVCMOS reference clock.

Data sheets and support documentation can be found on Micrel's web site at: [www.micrel.com](http://www.micrel.com).


## Features

- Generates one or two LVPECL clock outputs at 156.25MHz or 312.5MHz
- 2.5V or 3.3V operating range
- Typical phase jitter @ 156.25MHz (1.875MHz to 20MHz): 110fs
- Industrial temperature range
- Green, RoHS, and PFOS compliant
- Available in 24-pin 4mm × 4mm QFN package

## Applications

- 10Gigabit Ethernet

## Block Diagram



ClockWorks is a trademark of Micrel, Inc  
RotaryWave is a registered trademark of Multigig, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • <http://www.micrel.com>

April 2011

M9999-042111-A  
[hbwhelp@micrel.com](mailto:hbwhelp@micrel.com) or (408) 955-1690


## Ordering Information

Part Number	Marking	Shipping	Junction Temperature Range <sup>(1)</sup>	Package
SM802105UMG	802105	Tube	-40°C to +85°C	24-Pin QFN
SM802105UMGR	802105	Tape and Reel	-40°C to +85°C	24-Pin QFN

### Note:

1. Devices are Green, RoHS, and PFOS compliant.

## Pin Configuration



24-Pin QFN (code)  
(Top View)

## Pin Description

Pin Number	Pin Name	Pin Type	Pin Level	Pin Function
19, 20	/Q1, Q1	O, (DIF)	LVPECL	Differential Clock Output from Bank 1 156.25MHz or 312.5MHz
22, 23	/Q2, Q2	O, (DIF)	LVPECL	Differential Clock Output from Bank 2 156.25MHz or 312.5MHz
24	VDDO2	PWR		Power Supply for Output Bank 2
2	VSSO2	PWR		Power Supply Ground for Output Bank 2
3	PLL_BYPASS	I, (SE)	LVC MOS	PLL Bypass, Selects Output Source 0 = Normal PLL Operation 1 = Output from Input Reference Clock or Crystal 45KΩ pull-down
4	XTAL_SEL	I, (SE)	LVC MOS	Selects PLL Input Reference Source 0 = REF_IN, 1 = XTAL, 45KΩ pull-up

## Pin Description (Continued)

Pin Number	Pin Name	Pin Type	Pin Level	Pin Function
5, 11, 16, 18	TEST			Factory Test pins, Do not connect anything to these pins.
1	VDD	PWR		Core Power Supply
13, 14, 15	VSS	PWR		Core Power Supply Ground
17	VDDO1	PWR		Power Supply for Output Bank 1
21	VSSO1	PWR		Power Supply Ground for Output Bank 1
8	REF_IN	I, (SE)	LVC MOS	Reference Clock Input
9	XTAL_IN	I, (SE)	12pF crystal	Crystal Reference Input, no load caps needed. See Fig. 5.
10	XTAL_OUT	O, (SE)	12pF crystal	Crystal Reference Output, no load caps needed. See Fig. 5.
6	FSEL	I, (SE)	LVC MOS	Frequency Select, 1 = 156.25MHz, 0 = 312.5MHz, 45K $\Omega$ pull-up
7	OE1	I, (SE)	LVC MOS	Output Enable, Q1 disables to tri-state, 0 = Disabled, 1 = Enabled, 45K $\Omega$ pull-up
12	OE2	I, (SE)	LVC MOS	Output Enable, Q2 disables to tri-state, 0 = Disabled, 1 = Enabled, 45K $\Omega$ pull-up

## Application Information

### Input Reference

When operating with a crystal input reference, do not apply a switching signal to REF\_IN.

### Crystal Layout

Keep the layers under the crystal as open as possible.

Do not place switching signals or noisy supplies under the crystal.

## Truth Tables

PLL_BYPASS	XTAL_SEL	INPUT	OUTPUT
0	–	–	PLL
1	–	–	XTAL/REF_IN
–	0	REF_IN	–
–	1	XTAL	–

FSEL	Output Frequency (MHz)
0	312.5
1	156.25

**Absolute Maximum Ratings<sup>(1)</sup>**

Supply Voltage ( $V_{DD}$ , $V_{DDOx}$ )	+4.6V
Input Voltage ( $V_{IN}$ )	-0.50V to $V_{DD} + 0.5V$
Lead Temperature (soldering, 20s)	260°C
Case Temperature	115°C
Storage Temperature ( $T_s$ )	-65°C to +150°C

**Operating Ratings<sup>(2)</sup>**

Supply Voltage ( $V_{DD}$ , $V_{DDOx}$ )	+2.375V to +3.465V
Ambient Temperature ( $T_A$ )	-40°C to +85°C
Junction Thermal Resistance <sup>(3)</sup>	
QFN ( $\theta_{JA}$ )	
Still-Air	50°C/W
QFN ( $\psi_{JB}$ )	
Junction-to-Board	30°C/W

**DC Electrical Characteristics<sup>(4)</sup>**

$$V_{DD} = V_{DDO1/2} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%$$

$$V_{DD} = 3.3V \pm 5\%, V_{DDO1/2} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%$$

$$T_A = -40^\circ\text{C to } +85^\circ\text{C.}$$

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{DD}$ , $V_{DDOx}$	2.5V Operating Voltage		2.375	2.5	2.625	V
$V_{DD}$ , $V_{DDOx}$	3.3V Operating Voltage		3.135	3.3	3.465	V
$I_{DD}$ REF_IN	Supply current $V_{DD} + V_{DDO}$ XTAL_SEL = 0 Outputs open	156.25MHz - 1 output		97	125	mA
		156.25MHz - 2 outputs		114	148	
		312.5MHz - 1 output		109	140	
		312.5MHz - 2 outputs		131	170	
$I_{DD}$ XTAL	Supply current $V_{DD} + V_{DDO}$ XTAL_SEL = 1 Outputs open	156.25MHz - 1 output		87	113	mA
		156.25MHz - 2 outputs		104	135	
		312.5MHz - 1 output		99	128	
		312.5MHz - 2 outputs		121	158	

**LVPECL DC Electrical Characteristics<sup>(4)</sup>**

$$V_{DD} = V_{DDO1/2} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%$$

$$V_{DD} = 3.3V \pm 5\%, V_{DDO1/2} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%$$

$$T_A = -40^\circ\text{C to } +85^\circ\text{C. } R_L = 50\Omega \text{ to } V_{DDO} - 2V$$

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{OH}$	Output High Voltage		$V_{DDO} - 1.145$	$V_{DDO} - 0.97$	$V_{DDO} - 0.845$	V
$V_{OL}$	Output Low Voltage		$V_{DDO} - 1.945$	$V_{DDO} - 1.77$	$V_{DDO} - 1.645$	V
$V_{SWING}$	Output Voltage Swing		0.6	0.8	1.0	V

**Notes:**

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the devices most negative potential on the PCB.
4. The circuit is designed to meet the AC and DC specifications shown in the above table(s) after thermal equilibrium has been established.

## LVC MOS (PLL\_BYPASS, XTAL\_SEL, OE1/2, FSEL) DC Electrical Characteristics<sup>(4)</sup>

$V_{DD} = 3.3V \pm 5\%$ , or  $2.5V \pm 5\%$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{IH}$	Input High Voltage		2		$V_{DD} + 0.3$	V
$V_{IL}$	Input Low Voltage		-0.3		0.8	V
$I_{IH}$	Input High Current	$V_{DD} = V_{IN} = 3.465V$			150	$\mu\text{A}$
$I_{IL}$	Input Low Current	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			$\mu\text{A}$

## REF\_IN DC Electrical Characteristics<sup>(4)</sup>

$V_{DD} = 3.3V \pm 5\%$ , or  $2.5V \pm 5\%$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{IH}$	Input High Voltage		1.1		$V_{DD} + 0.3$	V
$V_{IL}$	Input Low Voltage		-0.3		0.6	V
$I_{IN}$	Input Current	$XTAL\_SEL = V_{IL}, V_{IN} = 0V$ to $V_{DD}$	-5		5	$\mu\text{A}$
		$XTAL\_SEL = V_{IH}, V_{IN} = V_{DD}$		20		$\mu\text{A}$

## Crystal Characteristics

### NDK NX2520SA

Parameter	Condition	Min.	Typ.	Max.	Units
Mode of Oscillation	12pF Load	<b>Fundamental, Parallel Resonant</b>			
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	$\Omega$
Shunt Capacitor, C0			3	7	pF
Correlation Drive Level			100	300	$\mu\text{W}$


**AC Electrical Characteristics**<sup>(4, 5)</sup>
 $V_{DD} = V_{DD01/2} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ 
 $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DD01/2} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ 
 $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .  $R_L = 50\Omega$  to  $V_{DD0} - 2V$ 

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$F_{OUT1}$	Output Frequency 1	FSEL=1		156.25		MHz
$F_{OUT2}$	Output Frequency 2	FSEL=0		312.5		MHz
Ppm	Output ppm Variation	Crystal reference. Note 6	-50		50	ppm
$F_{REF}$	Reference Input Frequency			25		MHz
$T_R/T_F$	LVPECL Output Rise/Fall Time	20% – 80%	80	175	350	ps
ODC	Output Duty Cycle		48	50	52	%
$T_{SKEW}$	Output-to-Output Skew	Within bank. Note 7			45	ps
$T_{LOCK}$	PLL Lock Time				20	ms
$T_{jit}(\emptyset)$	RMS Phase Jitter <sup>(8)</sup>	156.25MHz Integration Range (1.875MHz – 20MHz) Integration Range (12kHz – 20MHz)  312.5MHz Integration Range (1.875MHz – 20MHz) Integration Range (12kHz – 20MHz)		110 250  110 250		fs
	Spurious Noise Components	6.25MHz using 156.25MHz 12.5MHz using 312.5MHz		-80 -85		dBc


**Notes:**

- All phase noise measurements were taken with an Agilent 5052B phase noise system.
- Crystal tolerance at room less than  $\pm 15\text{ppm}$ , over temp less than  $\pm 20\text{ppm}$ .
- Defined as skew between outputs at the same supply voltage and with equal load conditions and same frequency; Measured at the output differential crossing points.
- Measured using 25MHz crystal as the input reference source. If using an external reference input, use a low phase noise source. With an external reference, the phase noise will follow the input source phase noise up to about 1MHz.

# Phase Noise Plots




Phase Noise Plot: 156.25MHz, 1.875MHz – 20MHz 108fS




Phase Noise Plot: 156.25MHz, 12kHz – 20MHz 244fS

### Phase Noise Plots (Continued)



Phase Noise Plot: 312.5MHz, 1.875MHz – 20MHz 113fS



Phase Noise Plot: 312.5MHz, 12kHz – 20MHz 248fS






Figure 1. Duty Cycle Timing




Figure 2. All outputs Rise/Fall Time




Figure 3. RMS Phase/Noise Jitter




Figure 4. LVPECL Output Load and Test Circuit






Figure 5. Crystal Input Interface

## Package Information



**NOTE:**

1. ALL DIMENSIONS ARE IN MILLIMETERS (mm).
2. THE PIN#1 IDENTIFIER MUST EXIST ON THE TOP SURFACE OF PACKAGE BY USING IDENTIFICATION MARK OR OTHER FEATURE OF PACKAGE BODY.

 CHAMFER STYLE PIN 1 IDENTIFIER ON BOTTOM SIDE

**(4mm x 4mm) QFN**

**MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA**

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2011 Micrel, Incorporated.