Dual 4-Input Multiplexer

The LSTTL/MSI SN74LS153 is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the LS153 can generate any two functions of three variables. The LS153 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all ON Semiconductor TTL families.

- Multifunction Capability
- Non-Inverting Outputs
- Separate Enable for Each Multiplexer
- Input Clamp Diodes Limit High Speed Termination Effects

Symbol	Parameter	Min	Тур	Мах	Unit
VCC	Supply Voltage	4.75	5.0	5.25	V
TA	Operating Ambient Temperature Range	0	25	70	°C
ЮН	Output Current – High			-0.4	mA
IOL	Output Current – Low			8.0	mA





ON Semiconductor[™]

http://onsemi.com

LOW POWER SCHOTTKY






M SUFFIX CASE 966

ORDERING INFORMATION

Device	Package	Shipping
SN74LS153N	16 Pin DIP	2000 Units/Box
SN74LS153D	SOIC-16	38 Units/Rail
SN74LS153DR2	SOIC-16	2500/Tape & Reel
SN74LS153M	SOEIAJ-16	See Note 1
SN74LS153MEL	SOEIAJ-16	See Note 1

 For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative.

CONNECTION DIAGRAM DIP (TOP VIEW)




NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

		LOADING	(Note a)
PIN NAMES		HIGH	LOW
<u>S</u> 0 E I ₀ , I ₁ Z	Common Select Input Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output	0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.	0.25 U.L. 0.25 U.L. 0.25 U.L. 5 U.L.

NOTES:


a) 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.

LOGIC SYMBOL



V_{CC} = PIN 16 GND = PIN 8

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

The LS153 is a Dual 4-input Multiplexer fabricated with Low Power, Schottky barrier diode process for high speed. It can select two bits of data from up to four sources under the control of the common Select Inputs (S₀, S₁). The two 4-input <u>multiplexer</u> circuits have individual active LOW Enables (E_a, E_b) which can be use<u>d</u> to strobe the outputs independently. When the Enables (E_a, E_b) are HIGH, the corresponding outputs (Z_a, Z_b) are forced LOW.

The LS153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below.

$$\begin{split} & Z_a = \overline{\mathsf{E}}_a \cdot (\mathsf{I}_{0a} \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{1a} \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_0 + \mathsf{I}_{2a} \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_0 + \\ & \mathsf{I}_{3a} \cdot \mathsf{S}_1 \cdot \mathsf{S}_0) \\ & Z_b = \overline{\mathsf{E}}_b \cdot (\mathsf{I}_{0b} \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{1b} \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_0 + \mathsf{I}_{2b} \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_0 + \\ & \mathsf{I}_{3b} \cdot \mathsf{S}_1 \cdot \mathsf{S}_0) \end{split}$$

The LS153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The LS153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

SELECT	INPUTS		INPU	OUTPUT			
S ₀	s ₁	E	I ₀	I ₁	l ₂	l ₃	Z
Х	Х	Н	Х	Х	Х	Х	L
L	L	L	L	Х	Х	Х	L
L	L	L	н	Х	Х	Х	н
Н	L	L	Х	L	Х	Х	L
Н	L	L	Х	н	Х	Х	н
L	Н	L	Х	Х	L	Х	L
L	Н	L	Х	Х	н	Х	н
Н	Н	L	Х	Х	Х	L	L
Н	Н	L	Х	Х	Х	Н	Н

TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level X = Don't Care

			Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs	
VIK	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
VOH	Output HIGH Voltage	2.7	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
.,			0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage		0.35	0.5	V	I _{OL} = 8.0 mA	VIN = VIL or VIH per Truth Table
le				20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V
lΉ	Input HIGH Current			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
١ _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
IOS	Short Circuit Current (Note 2)	-20		-100	mA	V _{CC} = MAX	
ICC	Power Supply Current			10	mA	V _{CC} = MAX	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25° C)

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test	Conditions
^t PLH ^t PHL	Propagation Delay Data to Output		10 17	15 26	ns	Figure 2	
^t PLH ^t PHL	Propagation Delay Select to Output		19 25	29 38	ns	Figure 1	V _{CC} = 5.0 V C _L = 15 pF
^t PLH ^t PHL	Propagation Delay Enable to Output		16 21	24 32	ns	Figure 2	

AC WAVEFORMS




Figure 1.





Figure 2.


PACKAGE DIMENSIONS



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
н	0.050	BSC	1.27	BSC	
J	0.008	0.015	0.21	0.38	
К	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
Μ	0 °	10 °	0 °	10 °	
S	0.020	0.040	0.51	1.01	

PACKAGE DIMENSIONS




NOTES:


- NOTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.


	MILLIN	IETERS	INCHES		
DIM	MIN	MIN MAX		MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
К	0.10	0.25	0.004	0.009	
М	0 °	7°	0°	7°	
Ρ	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	


PACKAGE DIMENSIONS

M SUFFIX SOEIAJ PACKAGE CASE 966-01 ISSUE O









NOTES:

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E ON TINCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
- PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	-				
	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α		2.05		0.081	
A ₁	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
C	0.18	0.27	0.007	0.011	
D	9.90	10.50	0.390	0.413	
т	5.10	5.45	0.201	0.215	
e	1.27	BSC	0.050 BSC		
HE	7.40	8.20	0.291	0.323	
Г	0.50	0.85	0.020	0.033	
ĽΕ	1.10	1.50	0.043	0.059	
Μ	0 °	10 °	0 °	10 °	
Q1	0.70	0.90	0.028	0.035	
Z		0.78		0.031	

ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone:** 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.