8-Bit Shift Registers

The SN74LS166 is an 8-Bit Shift Register. Designed with all inputs buffered, the drive requirements are lowered to one 74LS standard load. By utilizing input clamping diodes, switching transients are minimized and system design simplified.

The LS166 is a parallel-in or serial-in, serial-out shift register and has a complexity of 77 equivalent gates with gated clock inputs and an overriding clear input. The shift/load input establishes the parallel-in or serial-in mode. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. Synchronous loading occurs on the next clock pulse when this is low and the parallel data inputs are enabled. Serial data flow is inhibited during parallel loading. Clocking is done on the low-to-high level edge of the clock pulse via a two input positive NOR gate, which permits one input to be used as a clock enable or clock inhibit function. Clocking is inhibited when either of the clock inputs are held high, holding either input low enables the other clock input. This will allow the system clock to be free running and the register stopped on command with the other clock input. A change from low-to-high on the clock inhibit input should only be done when the clock input is high. A buffered direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.

- Synchronous Load
- Direct Overriding Clear
- Parallel to Serial Conversion

Symbol	mbol Parameter		Тур	Max	Unit			
V _{CC}	Supply Voltage		5.0	5.25	V			
T _A	T _A Operating Ambient Temperature Range		25	70	°C			
I _{OH} Output Current – High				-0.4	mA			
I _{OL}	I _{OL} Output Current – Low			8.0	mA			

GUARANTEED OPERATING RANGES



ON Semiconductor Formerly a Division of Motorola http://onsemi.com

LOW POWER SCHOTTKY




N SUFFIX CASE 648




ORDERING INFORMATION

Device	Package	Shipping
SN74LS166N	16 Pin DIP	2000 Units/Box
SN74LS166D	16 Pin	2500/Tape & Reel



FUNCTION TABLE

		11	INTER	RNAL				
CLEAR	SHIFT/	CLOCK	CLOCK SERIAL PARALLEL		OUTF	PUTS	OUTPUT Q _H	
CLEAR	LOAD	INHIBIT	CLOCK	SERIAL	ΑΗ	Q _A	Q _B	
L	Х	Х	Х	Х	Х	L	L	L
н	Х	L	L	Х	Х	Q _{A0}	Q _{B0}	Q _{H0}
н	L	L	↑	Х	ah	а	b	h
н	Н	L	↑	н	Х	Н	Q _{An}	Q _{Gn}
н	Н	L	↑	L	Х	L	Q _{An}	Q _{Gn}
Н	Х	Н	\uparrow	Х	Х	Q _{A0}	Q _{B0}	Q _{H0}



Typical Clear, Shift, Load, Inhibit, and Shift Sequences

	Limits							
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions	
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Inpu All Inputs	Guaranteed Input LOW Voltage for All Inputs	
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
V _{OH}	Output HIGH Voltage	2.7	3.5		V	V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH} or V_{IL} per Truth Table		
	Output LOW Voltage		0.25	0.4	V	l _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
V _{OL}			0.35	0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
1				20	μΑ	$V_{CC} = MAX, V_{IN}$	= 2.7 V	
l _{IH}	Input HIGH Current			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
I _{IL}	Input LOW Current			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
I _{OS}	Short Circuit Current (Note 1)	-20		-100	mA	V _{CC} = MAX		
I _{CC}	Power Supply Current			38	mA	V _{CC} = MAX		


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

TEST TABLE FOR S	SYNCHRONOUS INPUTS
-------------------------	--------------------

DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED
Н	0 V	Q _H at t _{n+1}
Serial Input	4.5 V	Q _H at t _{n+8}

AC WAVEFORMS



NOTE 1. t_n = bit time before clocking transition

 t_{n+1} = bit time after one clocking transition

 t_{n+8} = bit time after eight clocking transition

LS166 V_{ref} = 1.3 V.


AC CHARACTERISTICS ($T_A = 25^{\circ}C$)

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
f _{MAX}	Maximum Clock Frequency	25	35		MHz	
t _{PHL}	Clear to Output		19	30	ns	$V_{CC} = 5.0 V$
t _{PLH} t _{PHL}	Clock to Output		23 24	35 35	ns	C _L = 15 pF

AC SETUP REQUIREMENTS (T_A = 25° C)

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _W	Clock Clear Pulse Width	30			ns	
t _s	Mode Control Setup Time	30			ns	
t _s	Data Setup Time	20			ns	V _{CC} = 5.0 V
t _h	Hold Time, Any Input	15			ns	


PACKAGE DIMENSIONS



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
К	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
Μ	0 °	10 °	0 °	10 °	
S	0.020	0.040	0.51	1.01	

PACKAGE DIMENSIONS



NOTES:

- NOTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MIN MAX		MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25 0.016		0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
К	0.10	0.25	0.004	0.009
М	0 °	7°	0 °	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and idistributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (M–F 2:30pm to 5:00pm Munich Time) Email: ONlit–german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 2:30pm to 5:00pm Toulouse Time) Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 1:30pm to 5:00pm UK Time) Email: ONlit@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong 800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549 Phone: 81–3–5487–8345 Email: r14153@onsemi.com

Fax Response Line: 303–675–2167 800–344–3810 Toll Free USA/Canada

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.