Octal D Flip-Flop with Enable

The SN74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable.

- 8-Bit High Speed Parallel Registers
- Positive Edge-Triggered D-Type Flip Flops
- Fully Buffered Common Clock and Enable Inputs
- True and Complement Outputs
- Input Clamp Diodes Limit High Speed Termination Effects

GUARANTEED OPERATING RANGES


Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	V
T _A	Operating Ambient Temperature Range	0	25	70	°C
IOH	Output Current – High			-0.4	mA
lOL	Output Current – Low			8.0	mA





http://onsemi.com

LOW POWER SCHOTTKY

MARKING DIAGRAMS







SOIC-20 DW SUFFIX CASE 751D

A = Assembly Location


WL = Wafer Lot YY = Year

WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping	
SN74LS377N	PDIP-20	1440 Units/Box	
SN74LS377DW	SOIC-WIDE	38 Units/Rail	
SN74LS377DWR2	SOIC-WIDE	2500/Tape & Reel	

CONNECTION DIAGRAM DIP (TOP VIEW)




		LOADING	LOADING (Note a)		
PIN NAME	S	HIGH	LOW		
E	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.		
D ₀ - D ₃	Data Inputs	0.5 U.L.	0.25 U.L.		
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.		
<u>Q</u> 0 - <u>Q</u> 3	True Outputs	10 U.L.	5 U.L.		
$Q_0 - Q_3$	Complemented Outputs	10 U.L.	5 U.L.		

NOTES:

a) 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs	
VIK	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
VOH	Output HIGH Voltage	2.7	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
.,			0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN,
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
lіН	Input HIGH Current			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
IIL	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Short Circuit Current (Note 1.)	-20		-100	mA	V _{CC} = MAX	
Icc	Power Supply Current			28	mA	V _{CC} = MAX, NOTE 1	

NOTE: With all inputs open and GND applied to all data and enable inputs, I_{CC} is measured after a momentary GND, then 4.5 V is applied to clock.

1. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C, V_{CC} = 5.0 V)

			Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
fMAX	Maximum Clock Frequency	30	40		MHz	V 50V	
tPLH tPHL	Propagation Delay, Clock to Output		17 18	27 27	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	

AC SETUP REQUIREMENTS ($T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$)

			Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions	
tw	Any Pulse Width		20			ns		
t _S	Data Setup Time		20			ns		
	Enable Setup	Inactive — State	10			ns	V _{CC} = 5.0 V	
t _S	Time	Active — State	25			ns		
th	Any Hold Time		5.0			ns		

DEFINITION OF TERMS

SETUP TIME (ts) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the


logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

TRUTH TABLE

E	СР	D _n	Qn	Qn
Н	\	Х	No Change	No Change
L	\	Н	Н	L
L	\	L	L	Н

L = LOW Voltage Level H = HIGH Voltage Level X = Immaterial

AC WAVEFORM




^{*}The shaded areas indicate when the input is permitted to change for predictable output performance.

PACKAGE DIMENSIONS

N SUFFIX

PLASTIC PACKAGE CASE 738-03 ISSUE E




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	INC	HES	MILLIN	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	1.010	1.070	25.66	27.17	
В	0.240	0.260	6.10	6.60	
C	0.150	0.180	3.81	4.57	
D	0.015	0.022	0.39	0.55	
Е	0.050	BSC	1.27 BSC		
F	0.050	0.070	1.27	1.77	
G	0.100	BSC	2.54	BSC	
J	0.008	0.015	0.21	0.38	
K	0.110	0.140	2.80	3.55	
L	0.300	BSC	7.62	BSC	
M	0 °	15°	0°	15°	
N	0.020	0.040	0.51	1.01	

PACKAGE DIMENSIONS

DW SUFFIX PLASTIC SOIC PACKAGE CASE 751D-05 ISSUE F



- NOTES:
 1. DIMENSIONS ARE IN MILLIMETERS.
 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS					
DIM	MIN	MAX				
Α	2.35	2.65				
A1	0.10	0.25				
В	0.35	0.49				
С	0.23	0.32				
D	12.65	12.95				
Е	7.40	7.60				
е	1.27	BSC				
Н	10.05	10.55				
h	0.25	0.75				
L	0.50	0.90				
A	0 °	7 °				

Notes

SN741 S377

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax:** 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.