# SP320

Complete +5V-Only V.35 Interface with RS-232 (V.28) Control Lines

- 10Mbps Data Throughput
- +5V-Only, Single Supply Operation
- 3 Drivers, 3 Receivers – V.35
- 4 Drivers, 4 Receivers – RS-232
- 80-pin QFP Surface Mount Packaging
- Pin Compatible with SP319

DESCRIPTION

The **SP320** is a complete V.35 interface transceiver offering 3 drivers and 3 receivers of V.35, and 4 drivers and 4 receivers of RS-232 (V.28). A **Sipex** patented charge pump allows +5V only low power operation. RS-232 drivers and receivers are specified to operate at 120kbps, all V.35 drivers and receivers operate up to 5Mbps.

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V_{CC}..+7V
Input Voltages
     Logic...-0.3V to (V_{CC}+0.5V)
     Drivers.......................................-0.3V to (V_{CC}+0.5V)
     Receivers...±30V at ≤100mA
Output Voltages
     Logic...-0.3V to (V_{CC}+0.5V)
     Drivers...±14V
     Receivers..................................-0.3V to (V_{CC}+0.5V)
Storage Temperature.....................................-65˚C to +150˚C
Power Dissipation...1500mW
Package Derating
     $Ø_{JC}$..16 •C/W
     $Ø_{JA}$..46 •C/W

SPECIFICATIONS

T_{MIN} to T_{MAX} and V_{CC} = 5V±5% unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
V.35 DRIVER					
TTL Input Levels					
V_{IL}			0.8	Volts	
V_{IH}	2.0			Volts	
Voltage Outputs					
Differential Outputs	±0.44	±0.55	±0.66	Volts	R_L=100Ω from A to B
Source Impedance	50	100	150	Ohms	
Short Circuit Impedance	135	150	165	Ohms	Measured from A=B to Gnd, V_{OUT}=-2V to +2V
Voltage Output Offset	-0.6		+0.6	Volts	V_{Offset}={[|V_A|+|V_B|]/2}
AC Characteristics					
Transition Time		40		ns	Rise/fall time, 10% to 90%
Maximum Transmission Rate	5			Mbps	R_L=100Ω, $V_{DIFF\ OUT}$= 0.55V±20%
Propagation Delay					
t_{PHL}		150	250	ns	Measured from 1.5V of V_{IN} to 50% of V_{OUT}
t_{PLH}		150	250	ns	Measured from 1.5V of V_{IN} to 50% of V_{OUT}
V.35 RECEIVER					
TTL Output Levels					
V_{OL}			0.4	Volts	I_{OUT}=-3.2mA
V_{OH}	2.4			Volts	I_{OUT}=1.0mA
Receiver Inputs					
Differential Input					
Threshold	-0.3		+0.3	Volts	
Input Impedance	90	100	110	Ohms	
Short Circuit Impedance	135	150	165	Ohms	Measured from A=B to Gnd V_{IN}=-2V to +2V
AC Characteristics					
Maximum Transmission Rate	5			Mbps	V_{IN} = ±0.55V ±20%
Propagation Delay					
t_{PHL}		150	250	ns	Measured from 50% of V_{IN} to 1.5V of R_{OUT}
t_{PLH}		150	250	ns	Measured from 50% of V_{IN} to 1.5V of R_{OUT}

SPECIFICATIONS (CONTINUED)

T_{MIN} to T_{MAX} and V_{CC} = 5V±5% unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS-232 DRIVER					
TTL Input Levels					
V_{IL}			0.8	Volts	
V_{IH}	2.0			Volts	
Voltage Outputs					
High Level Output	+5.0		+15.0	Volts	R_L = 3kΩ to Gnd
Low Level Output	-15.0		-5.0	Volts	R_L = 3kΩ to Gnd
Open Circuit Output	-15		+15	Volts	R_L = ∞
Short Circuit Current	-100		+100	mA	R_L = Gnd
Power Off Impedance	300			Ohms	V_{CC} = 0V; V_{OUT} = ±2V
AC Characteristics					
Slew Rate			30	V/µs	R_L = 3kΩ, C_L = 50pF; From +3V to -3V or -3V to +3V, T_A = 25˚C, V_{CC} = +5V
Maximum Transmission Rate	120			kbps	R_L = 3kΩ, C_L = 2500pF
Transition Time			1.56	µs	Rise/fall time, between ±3V R_L = 3kΩ, C_L = 2500pF
Propagation Delay					
t_{PHL}		2	8	µs	R_L = 3kΩ, C_L = 2500pF; From 1.5V of T_{IN} to 50% of V_{OUT}
t_{PLH}		2	8	µs	R_L = 3kΩ, C_L = 2500pF; From 1.5V of T_{IN} to 50% of V_{OUT}
RS-232 RECEIVER					
TTL Output Levels					
V_{OL}			0.4	Volts	
V_{OH}	2.4			Volts	
Receiver Input					
Input Voltage Range	-15		+15	Volts	
High Threshold		1.7	3.0	Volts	
Low Threshold	0.8	1.2		Volts	
Hysteresis	0.2	0.5	1	Volts	V_{CC} = 5V; T_A = +25˚C
Receiver Input Circuit Bias			+2.0	Volts	
Input Impedance	3	5	7	kOhms	V_{IN} = ±15V
AC Characteristics					
Maximum Transmission Rate	120			kbps	
Propagation Delay					
t_{PHL}		0.1	1	µs	From 50% of R_{IN} to 1.5V of R_{OUT}
t_{PLH}		0.1	1	µs	From 50% of R_{IN} to 1.5V of R_{OUT}
POWER REQUIREMENTS					
No Load V_{CC} Supply Current		35	70	mA	No load; V_{CC} = 5.0V; T_A = 25˚C
Full Load V_{CC} Supply Current		60		mA	RS-232 drivers R_L = 3kΩ to Gnd; DC Input V.35 drivers R_L = 100Ω from A to B; DC Input
Shutdown Current		1.5		mA	TS000 = ENV35 = 0V

THEORY OF OPERATION

The **SP320** is a single chip +5V-only serial transceiver that supports all the signals necessary to implement a full V.35 interface. Three V.35 drivers and three V.35 receivers make up the clock and data signals. Four RS-232 (V.28) drivers and four RS-232 (V.28) receivers are used for control line signals for the interface.

V.35 Drivers
The V.35 drivers are +5V-only, low power voltage output transmitters. The drivers do not require any external resistor networks, and will meet the following requirements:

1. Source impedance in the range of 50Ω to 150Ω.

2. Resistance between short-circuited terminals and ground is 150Ω ±15Ω.

3. When terminated with a 100Ω resistive load the terminal to terminal voltage will be 0.55 Volts ±20% so that the A terminal is positive to the B terminal when binary 0 is transmitted, and the conditions are reversed to transmit binary 1.

4. The arithmetic mean of the voltage of the A terminal with respect to ground, and the B terminal with respect to ground will not exceed 0.6 Volts when terminated as in 3 above.

The V.35 drivers can operate at data rates as high as 5Mbps. The driver outputs are protected against short-circuits between the A and B outputs and short circuits to ground.

Two of the V.35 drivers, DRIN2 and DRIN3 are equipped with enable control lines. When the enable pins are high the driver outputs are disabled, the output impedance of a disabled driver will nominally be 300Ω. When the enable pins are low, the drivers are active.

V.35 Receivers
The V.35 receivers are +5V only, low power differential receivers which meet the following requirements:

1. Input impedance in the range of 100Ω ±10Ω.

2. Resistance to ground of 150Ω ±15Ω, measured from short-circuited terminals.

All of the V.35 receivers can operate at data rates as high as 5Mbps. The sensitivity of the V.35 receiver inputs is ±300mV.

RS-232 (V.28) Drivers
The RS-232 drivers are inverting transmitters, which accept either TTL or CMOS inputs and output the RS-232 signals with an inverted sense relative to the input logic levels. Typically, the RS-232 output voltage swing is ±9V with no load, and ±5V minimum with full load. The transmitter outputs are protected against infinite short-circuits to ground without degradation in reliability.

In the power off state, the output impedance of the RS-232 drivers will be greater than 300Ω over a ±2V range. Should the input of a driver be left open, an internal 400kΩ pullup resistor to V_{CC} forces the input high, thus committing the output to a low state. The slew rate of the transmitter output is internally limited to a maximum of 30V/μs in order to meet the EIA standards. The RS-232 drivers are rated for 120kbps data rates.

RS-232 (V.28) Receivers
The RS-232 receivers convert RS-232 input signals to inverted TTL signals. Each of the four receivers features 500mV of hysteresis margin to minimize the effects of noisy transmission lines. The inputs also have a 5kΩ resistor to ground; in an open circuit situation the input of the receiver will be forced low, committing the output to a logic high state. The input resistance will maintain 3kΩ-7kΩ over a ±15V range. The maximum operating voltage range for the receiver is ±30V, under these conditions the input current to the receiver must be limited to less than 100mA. The RS-232 receivers can operate to beyond 120kbps.

CHARGE PUMP
The charge pump is a **Sipex** patented design (U.S. 5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses a four-phase voltage shifting technique to attain symmetrical ±10V power supplies. The capacitors can be as low as 0.1μF with a 16 Volt rating. Polarized or non-polarized capacitors can be used.

Figure 1. Charge Pump Waveforms

Phase 4

-Vdd transfer- The fourth phase of the clock connects the negative terminal of C2 to ground and transfers the generated +10V across C2 to C4, the Vdd storage capacitor. Again, simultaneously with this, the positive side of capacitor C1 is switched to +5V and the negative side is connected to ground, and the cycle begins again.

Since both V+ and V- are separately generated from Vcc in a no load condition, V+ and V- will be symmetrical. Older charge pump approaches that generate V- from V+ will show a decrease in the magnitude of V- compared to V+ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 15kHz. The external capacitors must be 0.1µF with a 16V breakdown rating.

Shutdown Mode

The **SP320** can be put into a low power shutdown mode by bringing both TS000 (pin 3) and ENV35 (pin 9) low. In shutdown mode, the **SP320** will draw less than 2mA of supply current. For normal operation, both pins should be connected to +5V.

External Power Supplies

For applications that do not require +5V only, external supplies can be applied at the V+ and V- pins. The value of the external supply voltages must be no greater than ±10V. The current drain from the ±10V supplies is used for the RS-232 drivers. For the RS-232 driver the current requirement will be 3.5mA per driver. It is critical the external power supplies provide a power supply sequence of : +10V, +5V, and then -10V.

Figure 1a shows the waveform found on the positive side of capacitor C2, and Figure 1b shows the negative side of capacitor C2. There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

-Vss charge storage- During this phase of the clock cycle, the positive side of capactors C1 and C2 are initially charged to +5V. C1+ is then switched to ground and the charge in C1- is transferred to C2-. Since C2+ is connected to +5V, the voltage potential across capacitor C2 is now 10V.

Phase 2

-Vss transfer- Phase two of the clock connects the negative terminal of C2 to the Vss storage capacitor and the positive terminal of C2 to ground, and transfers the generated -10V to C3. Simultaneously, the positive side of capacitor C1 is switched to +5V and the negative side is connected to ground.

Phase 3

-Vdd charge storage- The third phase of the clock is identical to the first phase- the transferred charge in C1 produces -5V in the negative terminal of C1, which is applied to the negative side of capacitor C2. Since C2+ is at +5V, the voltage potential across C2 is +10V.

Applications Information

The **SP320** is a single chip device that can implement a complete V.35 interface. Three (3) V.35 drivers and three (3) V.35 receivers are used for clock and data signals and four (4) RS-232 (V.28) drivers and four (4) RS-232 (V.28) receivers can be used for the control signals of the interface. The following examples show the **SP320** configured in either a DTE or DCE application.

Figure 2. Charge Pump Phase 1


Figure 3. Charge Pump Phase 2


*Figure 4. Charge Pump Phase 3*

Figure 5. Charge Pump Phase 4

*Figure 6. A Competitor's Typical V.35 Solution Using Six Components.*

Figure 7. Typical DTE-DCE V.35 Connection with the SP320

ISO-2593 connector pin out

	Pin		Pin	
Signal Ground	B		A	Chasis Ground
Clear to Send	D		C	Request to Send
Data Carrier Detect	F		E	DCE Ready (DSR)
Ring Indicator	J		H	DTE Ready (DTR)
Local Loopback	L		K	Unassigned---
Remote Loopback	N		M	Unassigned---
Receive Data (A)	R		P	Transmitted Data (A)
Receive Data (B)	T		S	Transmitted Data (B)
Receive Timing (A)	V		U	Terminal Timing (A) } 113(A)
Receive Timing (B)	X		W	Terminal Timing (B) } 113(B)
Unassigned---	Z		Y	Transmit Timing (A) } 114(A)
Unassigned---	BB		AA	Transmit Timing (B) } 114(B)
Unassigned---	DD		CC	Unassigned---
Unassigned---	FF		EE	Unassigned---
Unassigned---	JJ		HH	Unassigned---
Unassigned---	LL		KK	Unassigned---
Test Mode	NN		MM	Unassigned---

Typical DCE V.35 interface

+5V

25, 33, 41, 62, 73

26 C1+   VCC   VDD 27   0.1μF
0.1μF   30 C1-
28 C2+   **SP320**   VSS 32   0.1μF
0.1μF   31 C2-

+5V   3 TS000
9 ENV35

Signal	Pin		Pin	Signal
103(A)	RCA1 70		14 DRIN1 ← RXD	
TXD ←	RCOUT 1	100Ω	61 DRA1 →	104(A)
103(B)	RCB1 71		59 DRB1 →	104(B)
113(A)	RCA2 37		13 T1IN ← CTS	
TXC ←	RCOUT2 20	100Ω	58 T1OUT →	106
113(B)	RCB2 38		16 T2IN ← DSR	
105	R1IN 66		54 T2OUT →	107
RTS ←	R1OUT 80	5kΩ	17 T3IN ← DCD	
108	R2IN 68		47 T3OUT →	109
DTR ←	R2OUT 78	5kΩ	24 T4IN ← RI	
140	R3IN 35		51 T4OUT →	125
RLPBK ←	R3OUT 19	5kΩ	22 DRIN2 ← TXCC	
141	R4IN 39		42 DRA2 →	114(A)
LLPBK ←	R4OUT 21	5kΩ	44 DRB2 →	114(B)
			23 $\overline{STEN}$	
SPARE	RCA3 76		15 DRIN3 ← RXC	
SPARE ←	RCOUT3 79	100Ω	63 DRA3 →	115(A)
	RTEN 7		65 DRB3 →	115(B)
SPARE	RCB3 77		6 $\overline{TTEN}$	

400KΩ, 400kΩ, Vcc

29, 34, 43, 60, 64, 72

ISO-2593 connector pin out

Signal Ground	B	A	Chasis Ground
Clear to Send	D	C	Request to Send
Data Carrier Detect	F	E	DCE Ready (DSR)
Ring Indicator	J	H	DTE Ready (DTR)
Local Loopback	L	K	Unassigned---
Remote Loopback	N	M	Unassigned---
Receive Data (A)	R	P	Transmitted Data (A)
Receive Data (B)	T	S	Transmitted Data (B)
Receive Timing (A)	V	U	Terminal Timing (A) } 113(A)
Receive Timing (B)	X	W	Terminal Timing (B) } 113(B)
Unassigned---	Z	Y	Transmit Timing (A) } 114(A)
Unassigned---	BB	AA	Transmit Timing (B) } 114(B)
Unassigned---	DD	CC	Unassigned---
Unassigned---	FF	EE	Unassigned---
Unassigned---	JJ	HH	Unassigned---
Unassigned---	LL	KK	Unassigned---
Test Mode	NN	MM	Unassigned---

Typical DTE V.35 interface

Pin configuration

Top pins (left to right): 80 R1OUT, 79 RCOUT3, 78 R2OUT, 77 RCB3, 76 RCA3, 75 NC, 74 NC, 73 VCC, 72 GND, 71 RCB1, 70 RCA1, 69 NC, 68 R2IN, 67 NC, 66 R1IN, 65 DRB3, 64 GND, 63 DRA3, 62 VCC, 61 DRA1

Left pins (top to bottom):
RCOUT1 1
NC 2
TS000 3
NC 4
NC 5
$\overline{\text{TTEN}}$ 6
RTEN 7
NC 8
ENV35 9
NC 10
NC 11
NC 12
T1IN 13
DRIN1 14
DRIN3 15
T2IN 16
T3IN 17
NC 18
R3OUT 19
RCOUT2 20

Center: **SP320**

Right pins (top to bottom):
60 GND
59 DRB1
58 T1OUT
57 NC
56 NC
55 NC
54 T2OUT
53 NC
52 NC
51 T4OUT
50 NC
49 NC
48 NC
47 T3OUT
46 NC
45 NC
44 DRB2
43 GND
42 DRA2
41 VCC

Bottom pins (left to right): ROUT4 21, DRIN2 22, STEN 23, T4IN 24, VCC 25, C1+ 26, VDD 27, C2+ 28, GND 29, C1- 30, C2- 31, VSS 32, VCC 33, GND 34, R3IN 35, NC 36, RCA2 37, RCB2 38, R4IN 39, NC 40

Typical application circuit

PACKAGE: QUAD FLATPACK
JEDEC "BE-2" OUTLINE

D

D1

PIN 1

E1

E

0.3" RAD. TYP.

0.2" RAD. TYP.

10°-16°

6°±4°

0°−7°

0.005/0.009"
(0.13/0.23)

10°-16°

L

A

Seating
Plane

A1

0.009"/0.015"
(0.220/0.380)

0.02559"/–
(0.65/–)

DIMENSIONS in Inches Minimum/Maximum (mm)	JEDEC BE-2 Outline 80–PIN
A	–/0.0925 (–/2.350)
A1	–/0.010 (–/0.250)
D	0.667/0.687 (16.950/17.450)
D1	0.547/0.555 (13.900/14.100)
E	0.667/0.687 (16.950/17.450)
E1	0.547/0.555 (13.900/14.100)
L	0.0255/0.0375 (0.650/0.950)

ORDERING INFORMATION

Model	Temperature Range	Package Types
SP320ACF	0˚C to +70˚C	80-pin JEDEC (BE-2 Outline) QFP

Please consult the factory for pricing and availability on a Tape-On-Reel option.

Sipex
SIGNAL PROCESSING EXCELLENCE

Sipex Corporation

Headquarters and
Sales Office
22 Linnell Circle
Billerica, MA 01821
TEL: (978) 667-8700
FAX: (978) 670-9001
e-mail: sales@sipex.com

Sales Office
233 South Hillview Drive
Milpitas, CA 95035
TEL: (408) 934-7500
FAX: (408) 935-7600