


Cool MOS™ Power Transistor


Feature

- New revolutionary high voltage technology
- Ultra low gate charge
- Periodic avalanche rated
- Extreme dv/dt rated
- Ultra low effective capacitances
- Improved transconductance
- PG-TO-220-3-31;-3-111: Fully isolated package (2500 VAC; 1 minute)
- Pb-free lead plating; RoHS compliant
- Qualified according to JEDEC⁰⁾ for target applications

$V_{DS} @ T_{jmax}$	560	V
$R_{DS(on)}$	0.38	Ω
I_D	11.6	A



Type	Package	Ordering Code	Marking
SPP12N50C3	PG-TO220	Q67040-S4579	12N50C3
SPI12N50C3	PG-TO262	Q67040-S4578	12N50C3
SPA12N50C3	PG-TO220FP	SP000216322	12N50C3



Maximum Ratings

Parameter	Symbol	Value		Unit
		SPP_I	SPA	
Continuous drain current $T_C = 25\text{ }^\circ\text{C}$ $T_C = 100\text{ }^\circ\text{C}$	I_D	11.6 7	11.6 ¹⁾ 7 ¹⁾	A
Pulsed drain current, t_p limited by T_{jmax}	$I_{D\text{ puls}}$	34.8	34.8	A
Avalanche energy, single pulse $I_D=5.5\text{A}, V_{DD}=50\text{V}$	E_{AS}	340	340	mJ
Avalanche energy, repetitive t_{AR} limited by T_{jmax} ²⁾ $I_D=11.6\text{A}, V_{DD}=50\text{V}$	E_{AR}	0.6	0.6	
Avalanche current, repetitive t_{AR} limited by T_{jmax}	I_{AR}	11.6	11.6	A
Gate source voltage	V_{GS}	± 20	± 20	V
Gate source voltage AC ($f > 1\text{Hz}$)	V_{GS}	± 30	± 30	
Power dissipation, $T_C = 25\text{ }^\circ\text{C}$	P_{tot}	125	33	W
Operating and storage temperature	T_j, T_{stg}	-55...+150		$^\circ\text{C}$
Reverse diode dv/dt ⁷⁾	dv/dt	15		V/ns

Maximum Ratings

Parameter	Symbol	Value	Unit
Drain Source voltage slope $V_{DS} = 400 \text{ V}$, $I_D = 11.6 \text{ A}$, $T_j = 125 \text{ }^\circ\text{C}$	dv/dt	50	V/ns

Thermal Characteristics

Parameter	Symbol	Values			Unit
		min.	typ.	max.	
Thermal resistance, junction - case	R_{thJC}	-	-	1	K/W
Thermal resistance, junction - case, FullPAK	$R_{thJC \text{ FP}}$	-	-	3.8	
Thermal resistance, junction - ambient, leaded	R_{thJA}	-	-	62	
Thermal resistance, junction - ambient, FullPAK	$R_{thJA \text{ FP}}$	-	-	80	
SMD version, device on PCB: @ min. footprint @ 6 cm ² cooling area ³⁾	R_{thJA}	-	-	62	
Soldering temperature, wavesoldering 1.6 mm (0.063 in.) from case for 10s ⁴⁾	T_{sold}	-	-	260	°C

Electrical Characteristics, at $T_j=25^\circ\text{C}$ unless otherwise specified

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS}=0\text{V}$, $I_D=0.25\text{mA}$	500	-	-	V
Drain-Source avalanche breakdown voltage	$V_{(BR)DS}$	$V_{GS}=0\text{V}$, $I_D=11.6\text{A}$	-	600	-	
Gate threshold voltage	$V_{GS(th)}$	$I_D=500\mu\text{A}$, $V_{GS}=V_{DS}$	2.1	3	3.9	
Zero gate voltage drain current	I_{DSS}	$V_{DS}=500\text{V}$, $V_{GS}=0\text{V}$, $T_j=25^\circ\text{C}$ $T_j=150^\circ\text{C}$	-	0.1	1	μA
Gate-source leakage current	I_{GSS}	$V_{GS}=20\text{V}$, $V_{DS}=0\text{V}$	-	-	100	
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=10\text{V}$, $I_D=7\text{A}$ $T_j=25^\circ\text{C}$ $T_j=150^\circ\text{C}$	-	0.34	0.38	Ω
Gate input resistance	R_G	$f=1\text{MHz}$, open drain	-	1.4	-	

Electrical Characteristics, at $T_j = 25\text{ }^\circ\text{C}$, unless otherwise specified

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Characteristics						
Transconductance	g_{fs}	$V_{DS} \geq 2 \cdot I_D \cdot R_{DS(on)max}$, $I_D = 7\text{A}$	-	8	-	S
Input capacitance	C_{iss}	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$,	-	1200	-	pF
Output capacitance	C_{oss}	$f = 1\text{MHz}$	-	400	-	
Reverse transfer capacitance	C_{rss}		-	30	-	
Effective output capacitance, ⁵⁾ energy related	$C_{o(er)}$	$V_{GS} = 0\text{V}$, $V_{DS} = 0\text{V to } 400\text{V}$	-	45	-	
Effective output capacitance, ⁶⁾ time related	$C_{o(tr)}$		-	92	-	
Turn-on delay time	$t_{d(on)}$	$V_{DD} = 380\text{V}$, $V_{GS} = 0/10\text{V}$,	-	10	-	ns
Rise time	t_r	$I_D = 11.6\text{A}$, $R_G = 6.8\Omega$	-	8	-	
Turn-off delay time	$t_{d(off)}$		-	45	-	
Fall time	t_f		-	8	-	

Gate Charge Characteristics

Gate to source charge	Q_{gs}	$V_{DD} = 400\text{V}$, $I_D = 11.6\text{A}$	-	5	-	nC
Gate to drain charge	Q_{gd}		-	26	-	
Gate charge total	Q_g	$V_{DD} = 400\text{V}$, $I_D = 11.6\text{A}$, $V_{GS} = 0\text{ to } 10\text{V}$	-	49	-	
Gate plateau voltage	$V_{(plateau)}$	$V_{DD} = 400\text{V}$, $I_D = 11.6\text{A}$	-	5	-	V

⁰J-STD20 and JESD22

¹Limited only by maximum temperature

²Repetitive avalanche causes additional power losses that can be calculated as $P_{AV} = E_{AR} \cdot f$.

³Device on 40mm*40mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70 μm thick) copper area for drain connection. PCB is vertical without blown air.

⁴Soldering temperature for TO-263: 220°C, reflow

⁵ $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .


⁶ $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

⁷ $I_{SD} \leq I_D$, $di/dt \leq 400\text{A/us}$, $V_{DClink} = 400\text{V}$, $V_{peak} < V_{BR, DSS}$, $T_j < T_{j,max}$.

Identical low-side and high-side switch.


1 Power dissipation

$P_{tot} = f(T_C)$



2 Power dissipation FullPAK


$P_{tot} = f(T_C)$



3 Safe operating area

$I_D = f(V_{DS})$


parameter : $D = 0$, $T_C = 25^\circ\text{C}$



4 Safe operating area FullPAK

$I_D = f(V_{DS})$


parameter: $D = 0$, $T_C = 25^\circ\text{C}$



5 Transient thermal impedance

$$Z_{thJC} = f(t_p)$$


parameter: $D = t_p/T$



6 Transient thermal impedance FullPAK

$$Z_{thJC} = f(t_p)$$


parameter: $D = t_p/t$



7 Typ. output characteristic

$$I_D = f(V_{DS}); T_j = 25^\circ\text{C}$$


parameter: $t_p = 10 \mu\text{s}, V_{GS}$



8 Typ. output characteristic

$$I_D = f(V_{DS}); T_j = 150^\circ\text{C}$$


parameter: $t_p = 10 \mu\text{s}, V_{GS}$



9 Typ. drain-source on resistance

$$R_{DS(on)} = f(I_D)$$


parameter: $T_j = 150^\circ\text{C}$, V_{GS}



10 Drain-source on-state resistance

$$R_{DS(on)} = f(T_j)$$


parameter: $I_D = 7\text{ A}$, $V_{GS} = 10\text{ V}$



11 Typ. transfer characteristics

$$I_D = f(V_{GS}); V_{DS} \geq 2 \times I_D \times R_{DS(on)max}$$


parameter: $t_p = 10\ \mu\text{s}$



12 Typ. gate charge

$$V_{GS} = f(Q_{Gate})$$


parameter: $I_D = 11.6\text{ A pulsed}$



13 Forward characteristics of body diode

$$I_F = f(V_{SD})$$


parameter: T_j , $t_p = 10 \mu s$



14 Avalanche SOA

$$I_{AR} = f(t_{AR})$$


par.: $T_j \leq 150 \text{ °C}$



15 Avalanche energy


$$E_{AS} = f(T_j)$$

par.: $I_D = 5.5 \text{ A}$, $V_{DD} = 50 \text{ V}$



16 Drain-source breakdown voltage


$$V_{(BR)DSS} = f(T_j)$$



17 Avalanche power losses

$$P_{AR} = f(f)$$


parameter: $E_{AR}=0.6\text{mJ}$



18 Typ. capacitances


$$C = f(V_{DS})$$

parameter: $V_{GS}=0\text{V}, f=1\text{ MHz}$




19 Typ. C_{OSS} stored energy


$$E_{Oss} = f(V_{DS})$$



Definition of diodes switching characteristics



PG-TO-220-3-1, PG-TO220-3-21



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.30	4.57	0.169	0.180
A1	1.17	1.40	0.046	0.055
A2	2.15	2.72	0.085	0.107
b	0.65	0.86	0.026	0.034
b1	0.95	1.40	0.037	0.055
b2	0.95	1.15	0.037	0.045
b3	0.65	1.15	0.026	0.045
c	0.33	0.60	0.013	0.024
D	14.81	15.95	0.583	0.628
D1	8.51	9.45	0.335	0.372
D2	12.19	13.10	0.480	0.516
E	9.70	10.36	0.382	0.408
E1	6.50	8.60	0.256	0.339
e	2.54		0.100	
e1	5.08		0.200	
N	3		3	
H1	5.90	6.90	0.232	0.272
L	13.00	14.00	0.512	0.551
L1	-	4.80	-	0.189
ϕP	3.60	3.89	0.142	0.153
Q	2.60	3.00	0.102	0.118

DOCUMENT NO.
Z8B00003318


SCALE

EUROPEAN PROJECTION


ISSUE DATE
23-08-2007

REVISION
05


PG-TO220-3-31/3-111 Fully isolated package (2500VAC; 1 minute)



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.55	4.85	0.179	0.191
A1	2.55	2.85	0.100	0.112
A2	2.42	2.72	0.095	0.107
b	0.65	0.85	0.026	0.033
b1	0.95	1.33	0.037	0.052
b2	0.95	1.51	0.037	0.059
b3	0.65	1.33	0.026	0.052
b4	0.65	1.51	0.026	0.059
c	0.40	0.63	0.016	0.025
D	15.85	16.15	0.624	0.636
D1	9.53	9.83	0.375	0.387
E	10.35	10.65	0.407	0.419
e	2.54		0.100	
e1	5.08		0.200	
N	3		3	
H	29.45	29.75	1.159	1.171
L	13.45	13.75	0.530	0.541
L1	3.15	3.45	0.124	0.136
pP	2.95	3.20	0.116	0.126
Q	3.15	3.50	0.124	0.138


REFERENCE ..
SCALE 0 2.5 5mm
EUROPEAN PROJECTION 
ISSUE DATE 08-01-2007
FILE TO220_2

PG-TO262-3-1, PG-TO262-3-21 (I²-PAK)




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.300	4.572	0.169	0.180
A1	2.150	2.718	0.085	0.107
b	0.650	0.864	0.026	0.034
b1	0.635	1.400	0.025	0.055
c	0.330	0.600	0.013	0.024
c1	1.170	1.400	0.046	0.055
D	8.509	9.450	0.335	0.372
D1	6.900	-	0.272	-
E	9.700	10.363	0.382	0.408
E1	6.500	8.600	0.256	0.339
e	2.540		0.100	
e1	5.080		0.200	
N	3		3	
L	13.000	14.000	0.512	0.551
L1	-	4.800	-	0.189
L2	-	1.727	-	0.068

REFERENCE
JEDEC TO262



EUROPEAN PROJECTION



ISSUE DATE
05-05-2006

FILE
TO262_1

Published by
Infineon Technologies AG,
Bereichs Kommunikation
St.-Martin-Strasse 53,
D-81541 München
© Infineon Technologies AG 1999
All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances.

For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.