

SPT207

LOW DISTORTION WIDEBAND OF AMP

General Description

The SPT207 is a wideband, low distortion operational amplifier designed specifically for applications requiring both high speed and wide dynamic range. Utilizing a proprietary current feedback architecture, the SPT207 offers performance far superior to that of conventional voltage feedback op amps.

The most attractive feature of the SPT207 is its extremely low distortion: -80/-85dBc 2nd/3rd harmonics at 20MHz (2V $_{pp}$, R $_{L}$ = 200 Ω). The SPT207 also provides -3dB bandwidth of 170MHz at a gain of +20, settles to 0.1% in 22ns and slews at a rate of 2400V/ μ s, yet is unity-gain stable without external compensation. The combination of these features positions the SPT207 as the right choice for high speed applications requiring exceptional signal purity.

High speed, high resolution A/D and D/A converter systems requiring low distortion operation will find the SPT207 an excellent choice. Wide dynamic range systems such as radar and communication receivers will find that the SPT207's low harmonic distortion and low noise make it an attractive high speed solution.

The addition of the SPT207 to the 205/206 Series of high speed operational amplifiers broadens the selection of features available from which to choose. The SPT205 offers low power operation, the SPT206 offers higher drive operation, and the SPT207 offers operation with extremely low distortion, all of which are pin compatible and overdrive protected.

The SPT207 is constructed using thin film resistor/bipolar transistor technology, and is available in the following versions:

SPT207AIH -25°C to +85°C


12-pin TO-8 can

SPT207AMH -55°C to +125°C 12-pin TO-8 can, features burnin and hermetic testing

Typical Performance

parameter	+7	+20	+50	-1	-20	-50	units
-3dB bandwidth rise time	220 1.7	170 2.2	80 4.7	220 1.7	130 2.9	80 4.7	MHz ns
slew rate settling time (to 0.1%)	2.4 22	2.4	2.4 20	2.4	2.4	2.4	V/ns ns

Spectral Response




Features

- -3dB bandwidth of 180MHz
- 70MHz large signal bandwidth (20V_{pp})
- 0.1% settling in 19ns
- Overdrive protected
- Output may be current limited
- Stable without compensation
- 3MΩ input impedance


Applications

- Fast, precision A/D conversion
- Automatic test equipment
- Input/output amplifiers
- Photodiode, CCD preamps
- High-speed modems, radios
- Line drivers

Bottom View



Package Dimensions



Signal Processing Technologies, Inc.

SPT207 Electrical Characteristics (A _V = +20,V _{CC} = ±15V, R _L = 200Ω, R _f = 2kΩ; unless specified)										
PARAMETERS CONDITIONS	TYP	MAX & MIN RATINGS			UNITS	SYMBOL				
Ambient Temperature SPT207AIH	+25°C	−25°C	+25°C	+ 85°C						
Ambient Temperature SPT207AMH	+25°C	−55°C	+25°C	+ 125°C						
FREQUENCY DOMAIN RESPONSE † -3dB bandwidth	170 100	>140 >72	>140 >80	>125 >80	MHz MHz	SSBW LSBW				
gain flatness $V_{out} < 2V_{pp}$ + peaking 0.1 to 35MHz + peaking >35MHz + rolloff at 70MHz group delay to 70MHz linear phase deviation to 50MHz	0 0 - 3.0±.2 0.8	<0.3 <0.5 <0.8 — <3.0	<0.3 <0.5 <0.8 — <2.0	<0.5 <0.8 <0.8 — <3.0	dB dB dB ns	GFPL GFPH GFR GD LPD				
rise and fall time settling time to 0.1% to 0.05% overshoot slew rate 2V step 10V step 10V step, note 2 10V step, note 2 5V step 20V _{pp} @ 50MHz	2.2 4.8 22 24 7 2400	<2.6 <5.5 <27 <30 <14 >1800	<2.6 <5.5 <27 <30 <14 >2000	<3.0 <5.5 <27 <30 <14 >2000	ns ns ns ns % V/μs	TRS TRL TS TSP OS SR				
$\begin{array}{ll} \textbf{DISTORTION AND NOISE RESPONSE, note 3} \\ \textbf{+2nd harmonic distortion} \\ \textbf{+3rd harmonic distortion} \\ \textbf{2V}_{pp}, \ 20MHz, \ R_L = 200\Omega \\ \textbf{2V}_{pp}, \ 20MHz, \ R_L = 200\Omega \\ \textbf{2V}_{pp}, \ 20MHz, \ R_L = 100\Omega \\ \textbf{R}_L = 100\Omega \\ R$	-80 -69 -85 -69	<-68 <-64 <-76 <-64	<-76 <-64 <-76 <-64	<-76 <-64 <-76 <-64	dBc dBc dBc dBc dBc	HD2 HD2 HD3 HD3				
equivalent noise input voltage >100kHz inverting current >100kHz non-inverting current >100kHz noise floor >100kHz integrated noise 1kHz to 150MHz integrated noise 5MHz to 150MHz	1.6 20 2.2 -158 33 33	<1.8 <23 <2.5 <-157 <38 <38	<1.8 <23 <2.5	<1.8 <23 <2.5 <-157 <38 <38	$\begin{array}{c c} \text{nV}/\sqrt{\text{Hz}} \\ \text{pA}/\sqrt{\text{Hz}} \\ \text{pA}/\sqrt{\text{Hz}} \end{array}$	VN ICN NCN SNF INV INV				
*input offset voltage average temperature coefficient *input bias current non-inverting average temperature coefficient *input bias current inverting average temperature coefficient *power supply rejection ratio common mode rejection ratio *supply current no load	3.5 11 3.0 15 2.0 20 69 60 25	<8.0 <25 <25 <100 <22 <150 >55 >50 <27	<8.0 <25 <15 <100 <10 <150 >55 >50 <27	<11.0 <25 <15 <100 <25 <150 >55 >50 <29	mV μV/°C μΑ nA/°C μΑ nA/°C dB dB mA	VIO DVIO IBN DIBN IBI DIBI PSRR CMRR ICC				
MISCELLANEOUS PERFORMANCE non-inverting input resistance DC non-inverting input capacitance 70MHz output impedance DC output voltage range no load internal feedback resistor absolute tolerance temperature coefficient inverting input current self limit	3.0 5.0 — ±12 2.0 — 2.2	>1.0 <7.0 <0.1 >±11 — — <3.0	>1.0 <7.0 <0.1 >±11 — <0.2 -100±40 <3.0	>1.0 <7.0 <0.1 >±11 — — — <3.2	MΩ pF Ω V kΩ % ppm/°C mA	RIN CIN RO VO RF RFA RFTC ICL				


Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Absolute Maximum Ratings Recommended Operating Conditions

 $\pm 5V$ to $\pm 15V$ V_{CC} ±20V V_{CC} I_{out} V_{CM} , V_{out} I_{out} V_{CM} ±100ma ±150mA $\begin{array}{c} |V_{CC}|{>}15V \\ |V_{CC}|{\leq}15V \end{array}$ $\pm (29-|\mathsf{V}_{\mathsf{CC}}|)\mathsf{V}$ $\pm (|V_{CC}| - 5)V$ +7 to +50, -1 to -50 $\pm (|V_{CC}|-1)V$ gain range differential input voltage ±3V note 1: * AIH, AMH 100% tested at 25°C. +175°C junction temperature †AIH 100% tested at +25°C and †AMH sample tested at -55°C and +125°C. note 2: Settling time specifications require the use of an external feedback resistor ($2k\Omega$). operating temperature range -25°C to + 85°C AIH: AMH: - 55°C to +125°C -65°C to +150°C storage temperature **note 3:**AlH and AMH units tested with $R_L = 200\Omega$. +300°C lead temperature (soldering 10s)



SPT207 Typical Performance Characteristics (T_A = +25°, A_V = +20, V_{CC} = ±15V, R_L = 200Ω; unless specified)








Figure 1: recommended non-inverting gain circuit Overdrive Protection

Unlike most other high-speed op amps, the SPT207 is not damaged by saturation caused by overdriving input signals (where $V_{\rm in}\times {\rm gain}{>}{\rm max.}V_{\rm out}).$ The SPT207 self limits the current at the inverting input when the output is saturated (see the inverting input current self limit specification); this ensures that the amplifier will not be damaged due to excessive internal currents during overdrive. For protection against input signals which would exceed either the maximum differential or common mode input voltage, the diode clamp circuits below may be used.




Figure 3: diode clamp circuits for common mode and differential mode protection

Short Circuit Protection

Damage caused by short circuits at the output may be prevented by limiting the output current to safe levels. The most simple current limit circuit calls for placing resistors between the output stage collector supplies and the output stage collectors (pins 12 and 10). The value of this resistor is determined by:

$$R_c = V_c / I_l - R_l$$

Where I_I is the desired limit current and R_I is the minimum expected load resistance (0 Ω for a short to ground). Bypass capacitors of 0.01 μ F on should be used on the collectors as in Figures 1 and 2.

A more sophisticated current limit circuit which provides a limit current independent of R_I is shown below.




Figure 4: active current limit circuit (50mA)

With the component values indicated, current limiting occurs at 50mA. For other values of current limit (I₁), select R_c to equal V_{be}/I_I. Where V_{be} is the base to emitter voltage drop of Q3 (or Q4) at a current of [2V_{cc}-1.4]/R_x, where R_x \leq [(2V_{cc}-1.4)/I₁] B_{min}. Also, B_{min} is the minimum beta of Q1 (or Q2) at a current of I_I. Since the limit current depends on V_{be}, which is temperature dependent, the limit current is likewise temperature dependent.





Figure 2: recommended inverting gain circuit Controlling Bandwidth and Passband Response

In most applications, a feedback resistor value of $2k\Omega$ will provide optimum performance; nonetheless, some applications may require a resistor of some other value. The response versus R_f plot on the previous page shows how decreasing R_f will increase bandwidth (and frequency response peaking, which may lead to instability). Conversely, large values of feedback resistance tend to roll off the response.

The best settling time performance requires the use of an external feedback resistor. (Use of the internal resistor results in 0.1% to 0.2% settling tail.) The settling performance may be improved slightly by adding a capacitance of 0.4pF in parallel with the feedback resistor. (Settling time specifications reflect performance with an external feedback resistor but with no external capacitance.)

Thermal Model



$$\begin{split} & P_{\text{circuit}} \!=\! [(+V_{\text{cc}}) - (-V_{\text{cc}})]^2 / 1.77 k \Omega \\ & P_{\text{xxx}} \!=\! [(\pm V_{\text{cc}}) - V_{\text{out}} - (I_{\text{col}}) \; (R_{\text{col}} \!+\! 6)] \; (I_{\text{col}}) \\ & (\% \; \text{duty cycle}) \end{split}$$

(For positive V_o and V_{cc} , this is the power in the npn output stage.) (For negative V_o and V_{cc} , this is the power in the pnp output stage.)

θ_{ca}=65°C/W in still air without a heatsink 35°C/W in still air with a Thermalloy 2268B 15°C/W in 300ft/min air with a Thermalloy 2268B (Thermalloy 2240 works equally well.)

 $I_{col} = V_{out}/R_{load}$ or 3mA, whichever is greater. (Include feedback R in R_{load} .)

 R_{col} is a resistor (33 Ω recommended) between the xxx collector and $\pm V_{cc}$. $T_{j \; (pnp)} = P_{pnp}(200 \; + \; \theta_{ca}) \; + \; (P_{clr} \; + \; P_{npn}) \; \theta_{ca} \; + \; T_a$, similar for $T_{l \; (npn)}$.

 $T_{j (cir)} = P_{cir}(17.5 + \theta_{ca}) + (P_{pnp} + P_{npn}) \theta_{ca} + T_{a}$

Printed Circuit Layout

As with any high frequency device, a good PCB layout will enhance the performance of the SPT207. Good ground plane construction and power supply bypassing close to the package are critical to achieving full performance. In the non-inverting configuration, the amplifier is sensitive to stray capacitance to ground at the inverting input. Hence, the inverting node connections should be small with minimal stray capacitance to the ground plane or other nodes. Shunt capacitance across the feedback resistor should not be used to compensate for this effect.

Evaluation PC boards (inverting and non-inverting) for the SPT207 are available.

Signal Processing Technologies, Inc. reserves the right to change products and specifications without notice. Permission is hereby expressly granted to copy this literature for informational purposes only. Copying this material for any other use is strictly prohibited. WARNING - LIFE SUPPORT APPLICATIONS POLICY - SPT products should not be used within Life Support Systems without the specific written consent of SPT. A Life Support System is a product or system intended to support or sustain life which, if it fails, can be reasonably expected to result in significant personal injury or death.

