# **TABLE OF CONTENTS**

LCD SEGMENT / COMMON DRIVER WITH CONTROLLER	1
FEATURES	1
ORDERING INFORMATION	2
BLOCK DIAGRAM	3
DIE PAD ARRANGEMENT	4
PIN DESCRIPTION	7
MSTAT	7
M	7
CL	7
DOF DOF	7
CS1, CS2	7
RES RES	7
SA0, SCL, SDA <sub>out</sub> , SDA <sub>in</sub>	7
V <sub>DD</sub>	7
V <sub>SS</sub>	7
V <sub>SS1</sub>	7
V <sub>EE</sub>	8
C <sub>1P</sub> , C <sub>1N</sub> , C <sub>2N</sub> , C <sub>2P</sub> C <sub>3N</sub> and C <sub>4N</sub>	8
V <sub>L2</sub> , V <sub>L3</sub> , V <sub>L4</sub> and V <sub>L5</sub>	8
V <sub>L6</sub>	8
M/S	8
CLS	8
IICI IIC2	8

	C1, C0	9
	ROW0 - ROW63	9
	SEG0 - SEG103	9
	ICONS	9
	IRS	9
	TEST0-TEST7	9
	NC/T0 – T6	9
Fl	JNCTIONAL BLOCK DESCRIPTIONS	11
	IIC communication Interface	11
	Command Decoder	11
	Graphic Display Data RAM (GDDRAM)	11
	LCD Driving Voltage Generator and Regulator	13
	Oscillator Circuit	15
	Reset Circuit	15
	Display Data Latch	15
	HV Buffer Cell (Level Shifter)	16
	Level Selector	16
	LCD Panel Driving Waveform	17
C	DMMAND TABLE	17
C	DMMAND TABLE	18
	I <sub>2</sub> C-bus Write data and read register status	21
C	DMMAND DESCRIPTIONS	24
	Set Lower Column Address	24
	Set Higher Column Address	24
	Set Internal Regulator Resistors Ratio	24
	Set Power Control Register	24
	Set Display Start Line	24

	Set Contrast Control Register	24
	Set LCD Bias	25
	Set Entire Display On/Off	25
	Set Normal/Inverse Display	25
	Set Display On/Off	25
	Set Page Address	25
	Set COM Output Scan Direction	25
	Set Read-Modify-Write Mode	25
	Software Reset	26
	Set End of Read-Modify-Write Mode	26
	Set Indicator On/Off	26
	NOP	26
	Set Test Mode	26
	Set Power Save Mode	26
	EXTENDED COMMANDS	27
	Set Multiplex Ratio	27
	Set Bias Ratio	27
	Set Temperature Coefficient (TC) Value	27
	Modify Oscillator Frequency	27
	Set 1/4 Bias Ratio	27
	Set Total Frame Phases	27
	Set Display Offset	28
	Set Icon Mode	28
	Enable Band Gap Reference Circuit	28
M	AXIMUM RATINGS	30
D	C CHARACTERISTICS	31
٨	CCHADACTEDISTICS	22

APPLICATION EXAMPLES	35
INITIALIZATION ROUTINE	38

# SSD0817

# Advance Information

# **CMOS**

# **LCD Segment / Common Driver with Controller**

SSD0817 is a single-chip CMOS LCD driver with controllers for dot-matrix graphic liquid crystal display system. It consists of 169 high-voltage driving outputs for driving maximum 104 Segments, 64 Commons and 1 icon line.

SSD0817 consists of 104 x 65 bits Graphic Display Data RAM (GDDRAM). Data/Commands are sent from common MCU through  $I^2$ C-bus Interface.

SSD0817 embeds DC-DC Converter with booster capacitors, On-Chip Oscillator and Bias Divider with integrated stabilizing capacitors so as to reduce the number of external components. With the advanced design for low power consumption, stable LCD operating voltage and flexible die layout, SSD0817 is suitable for any portable battery-driven applications requiring long operation period with compact size.

# **FEATURES**

104 x 64 + 1 Icon Line Single Supply Operation, 2.4 V - 3.5V

Minimum -12.0V LCD Driving Output Voltage

Low Current Sleep Mode

On-Chip Voltage Generator or External LCD Driving Power Supply Selectable

2X / 3X / 4X/ 5X On-Chip DC-DC Converter

On-Chip Oscillator

On-Chip Bias Divider with integrated stabilizing capacitors

Programmable bias ratio [1/4 – 1/9]

I<sup>2</sup>C-bus Interface

On-Chip 104 X 65 Graphic Display Data RAM

Row Re-mapping and Column Re-mapping

Vertical Scrolling

Display Offset Control

64 Levels Internal Contrast Control

Programmable MUX ratio [2-64 MUX](Partial display mode)

Programmable LCD Driving Voltage Temperature Coefficients



# **ORDERING INFORMATION**

# **Table 1 - Ordering Information**

Ordering Part Number	5   SEG		Default Bias	Package Form	Reference
SSD0817Z	104	64 + 1	1/9, 1/7	Gold Bump Die	

# **BLOCK DIAGRAM**




Figure 1 - SSD0817 Block Diagram

### **DIE PAD ARRANGEMENT**




Table 2 – SSD0817 Series Bump Die Pad Coordinates (Bump center)

- · · ·	o: .			- I "	o: .			- · · ·	o: :		· ·
Pad #	Signal	X-pos	Y-pos	Pad #	Signal	X-pos	Y-pos	Pad #	Signal	X-pos	Y-pos
1	MSTAT	-3873.80	-581.35	51	C3N	-27.48	-581.35	101	T1	3799.95	-581.35
2	М	-3797.50	-581.35	52	C1P	48.83	-581.35	102	T2	3876.25	-581.35
3	CL	-3721.20	-581.35	53	C1P	125.13	-581.35	103	NC	4178.48	-655.03
4	DOF	-3644.90	-581.35	54	C1P	201.43	-581.35	104	ROW31	4178.48	-594.83
5	VSS	-3568.60	-581.35	55	C1N	277.73	-581.35	105	ROW30	4178.48	-534.63
6	CS	-3492.30	-581.35	56	C1N	354.03	-581.35	106	ROW29	4178.48	-474.43
7	CS2	-3416.00	-581.35	57	C1N	430.33	-581.35	107	ROW28	4178.48	-414.23
8	VDD	-3339.70	-581.35	58	VEE	506.63	-581.35	108	ROW27	4178.48	-354.03
9	RES	-3263.40	-581.35	59	C2N	582.93	-581.35	109	ROW26	4178.48	-293.83
10	VEE	-3178.35	-581.35	60	C2N	659.23	-581.35	110	ROW25	4178.48	-233.63
11	VEE	-3102.05	-581.35	61	C2N	735.53	-581.35	111	ROW24	4178.48	-173.43
12	D/ C	-3017.00	-581.35	62	C2P	811.83	-581.35	112	ROW23	4178.48	-113.23
13	VSS	-2940.70	-581.35	63	C2P	888.13	-581.35	113	ROW22	4178.48	-53.03
	_										
14	R/W	-2864.40	-581.35	64	C2P	964.43	-581.35	114	ROW21	4178.48	7.18
15	E/RD	-2788.10	-581.35	65	C4N	1040.73	-581.35	115	ROW20	4178.48	67.38
16	VDD	-2711.80	-581.35	66	C4N	1117.03	-581.35	116	ROW19	4178.48	127.58
17	D0	-2635.50	-581.35	67	C4N	1193.33	-581.35	117	ROW18	4178.48	187.78
18	D1	-2557.63	-581.35	68	VEE	1269.63	-581.35	118	ROW17	4178.48	247.98
19	D2	-2481.33	-581.35	69	VL2	1345.93	-581.35	119	ROW16	4178.48	308.18
20	D3	-2403.10	-581.35	70	VL2	1422.23	-581.35	120	ROW15	4178.48	368.38
21	D4	-2325.23	-581.35	71	VL2	1498.53	-581.35	121	ROW14	4178.48	428.58
22	D5	-2248.93	-581.35	72	VL3	1574.83	-581.35	122	ROW13	4178.48	488.78
23	D6	-2172.63	-581.35	73	VL3	1651.13	-581.35	123	ROW12	4178.48	548.98
24	D7	-2096.33	-581.35	74	VL3	1727.43	-581.35	124	ROW11	4178.48	609.18
25	VDD	-2020.03	-581.35	75	VEE	1803.73	-581.35	125	NC	4178.48	663.25
26	VDD	-1943.73	-581.35	76	VL4	1880.03	-581.35	126	ROW10	3834.60	587.83
27	VDD	-1867.43	-581.35	77	VL4	1956.33	-581.35	127	ROW9	3774.40	587.83
28	VDD	-1791.13	-581.35	78	VL4	2032.63	-581.35	128	ROW8	3714.20	587.83
29	VDD	-1714.83	-581.35	79	VL5	2108.93	-581.35	129	ROW7	3654.00	587.83
30	VDD	-1638.53	-581.35	80	VL5	2185.23	-581.35	130	ROW6	3593.80	587.83
31	VDD	-1562.23	-581.35	81	VL5	2261.53	-581.35	131	ROW5	3533.60	587.83
32	TEST0	-1485.93	-581.35	82	VL6	2337.83	-581.35	132	ROW4	3473.40	587.83
33	TEST1	-1409.63	-581.35	83	VL6	2414.13	-581.35	133	ROW3	3413.20	587.83
34	VSS	-1333.33	-581.35	84	VL6	2490.60	-581.35	134	ROW2	3353.00	587.83
35 36	VSS VSS	-1257.03 -1180.73	-581.35 -581.35	85 86	T3 VDD	2566.73 2651.78	-581.35 -581.35	135 136	ROW1 ROW0	3292.80 3232.60	587.83 587.83
37	VSS1	-1095.68	-581.35	87	M/S	2728.08	-581.35	137	ICONS	3172.40	587.83
38	VSS1	-1019.38	-581.35	88	CLS	2804.38	-581.35	138	SEG0	3112.20	587.83
39	VSS1	-943.08	-581.35	89	VSS	2880.68	-581.35	139	SEG1	3052.00	587.83
40	VSS1	-866.78	-581.35	90	C68/80	2956.98	-581.35	140	SEG2	2991.80	587.83
41	VSS1	-790.48	-581.35	91	P/S	3033.28	-581.35	141	SEG3	2931.60	587.83
42	VEE	-714.18	-581.35	92	VDD	3109.58	-581.35	142	SEG4	2871.40	587.83
43	VEE	-637.88	-581.35	93	C0	3185.88	-581.35	143	SEG5	2811.20	587.83
44	VEE	-561.58	-581.35	94	VSS	3262.18	-581.35	144	SEG6	2751.00	587.83
45	VEE	-485.28	-581.35	95	C1	3338.48	-581.35	145	SEG7	2690.80	587.83
46	VEE	-408.98	-581.35	96	VDD	3414.78	-581.35	146	SEG8	2630.60	587.83
47	VEE	-332.68	-581.35	97	IRS	3491.08	-581.35	147	SEG9	2570.40	587.83
48	TEST2	-256.38	-581.35	98	VSS	3567.38	-581.35	148	SEG10	2510.20	587.83
49	C3N	-180.08	-581.35	99	SPI	3643.68	-581.35	149	SEG11	2450.00	587.83
50	C3N	-103.78	-581.35	100	T0	3723.65	-581.35	150	SEG12	2389.80	587.83
- 50	0014	100.70	001.00	100	10	37 20.00	001.00	100	02012	2000.00	007.00

Pad #	Signal	X-pos	Y-pos	Pad #	Signal	X-pos	Y-pos	
151	SEG13	2329.60	587.83	201	SEG63	-680.40	587.83	Ī
152	SEG14	2269.40	587.83	202	SEG64	-740.60	587.83	ľ
153	SEG15	2209.20	587.83	203	SEG65	-800.80	587.83	ľ
154	SEG16	2149.00	587.83	204	SEG66	-861.00	587.83	
155	SEG17	2088.80	587.83	205	SEG67	-921.20	587.83	
156	SEG18	2028.60	587.83	206	SEG68	-981.40	587.83	
157	SEG19	1968.40	587.83	207	SEG69	-1041.60	587.83	
158	SEG20	1908.20	587.83	208	SEG70	-1101.80	587.83	
159	SEG21	1848.00	587.83	209	SEG71	-1162.00	587.83	
160	SEG22	1787.80	587.83	210	SEG72	-1222.20	587.83	
161	SEG23	1727.60	587.83	211	SEG73	-1282.40	587.83	
162	SEG24	1667.40	587.83	212	SEG74	-1342.60	587.83	
163	SEG25	1607.20	587.83	213	SEG75	-1402.80	587.83	
164	SEG26	1547.00	587.83	214	SEG76	-1463.00	587.83	
165	SEG27	1486.80	587.83	215	SEG77	-1523.20	587.83	
166	SEG28	1426.60	587.83	216	SEG78	-1583.40	587.83	
167	SEG29	1366.40	587.83	217	SEG79	-1643.60	587.83	
168	SEG30	1306.20	587.83	218	SEG80	-1703.80	587.83	
169	SEG31	1246.00	587.83	219	SEG81	-1764.00	587.83	
170	SEG32	1185.80	587.83	220	SEG82	-1824.20	587.83	
171	SEG33	1125.60	587.83	221	SEG83	-1884.40	587.83	
172	SEG34	1065.40	587.83	222	SEG84	-1944.60	587.83	L
173	SEG35	1005.20	587.83	223	SEG85	-2004.80	587.83	
174	SEG36	945.00	587.83	224	SEG86	-2065.00	587.83	L
175	SEG37	884.80	587.83	225	SEG87	-2125.20	587.83	L
176	SEG38	824.60	587.83	226	SEG88	-2185.40	587.83	L
177	SEG39	764.40	587.83	227	SEG89	-2245.60	587.83	L
179	SEG41	644.00	587.83	229	SEG91	-2366.00	587.83	
180	SEG42	583.80	587.83	230	SEG92	-2426.20	587.83	
181	SEG43	523.60	587.83	231	SEG93	-2486.40	587.83	
182	SEG44	463.40	587.83	232	SEG94	-2546.60	587.83	
183	SEG45	403.20	587.83	233	SEG95	-2606.80	587.83	
184	SEG46	343.00	587.83	234	SEG96	-2667.00	587.83	
185	SEG47	282.80	587.83	235	SEG97	-2727.20	587.83	
186	SEG48	222.60	587.83	236	SEG98	-2787.40	587.83	
187	SEG49	162.40	587.83	237	SEG99	-2847.60	587.83	
188	SEG50	102.20	587.83	238	SEG100	-2907.80	587.83	
189	SEG51	42.00	587.83	239	SEG101	-2968.00	587.83	
190	SEG52	-18.20	587.83	240	SEG102	-3028.20	587.83	
191	SEG53	-78.40	587.83	241	SEG103	-3088.40	587.83	
192	SEG54	-138.60	587.83	242	ROW32	-3148.60	587.83	
193	SEG55	-198.80	587.83	243	ROW33	-3208.80	587.83	
194	SEG56	-259.00	587.83	244	ROW34	-3269.00	587.83	
195	SEG57	-319.20	587.83	245	ROW35	-3329.20	587.83	ı
196	SEG58	-379.40	587.83	246	ROW36	-3389.40	587.83	ı
197	SEG59	-439.60	587.83	247	ROW37	-3449.60	587.83	ı
198	SEG60	-499.80	587.83	248	ROW38	-3509.80	587.83	
199	SEG61	-560.00	587.83	249	ROW39	-3570.00	587.83	
200	SEG62	-620.20	587.83	250	ROW40	-3630.20	587.83	

# **Bump Size**

Pad#

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265 266

267

268

269

270

271

272

273

274

275

276

277

Signal

ROW41

ROW42

ROW43

NC

ROW44

ROW52

ROW53

ROW55

ROW58

ROW59

ROW61

ROW62

ROW63

**ICONS** 

NC

NC

X-pos

-3690.40

-3750.60

-3810.80

-4178.48

-4178.48

-4178.48

-4178.48

-4178.48

-<u>41</u>78.48

-4178.48

-4178.48

-4178.48

-4178.48

-4178.48

-4178.48

-3875.55

ROW45 -4178.48

ROW46 -4178.48

ROW47 -4178.48

ROW48 -4178.48

ROW49 -4178.48

ROW50 -4178.48

ROW51 -4178.48

ROW54 -4178.48

ROW56 -4178.48

ROW57 -4178.48

ROW60 -4178.48

Y-pos

587.83

587.83

587.83

663.25

609.18

548.98

488.78

428.58

368.38

308.18

247.98

187.78

127.58

67.38

7.18

-53.03

-113.23

-173.43

-233.63

-293.83

-354.03

-414.23

-474.43

-534.63

-594.83

-655.03

149.28

PAD#	X [um]	Y [um]
1 – 102	50.05	50.05
103 – 124	62.65	39.90
125	62.65	27.65
126 – 253	39.90	62.65
254	62.65	27.65
255 – 276	62.65	39.90
277	85.00	85.00
1 – 102	50.05	50.05

#### PIN DESCRIPTION

#### **MSTAT**

This pin is the static indicator driving output. It is only active in master operation. The frame signal output pin, M, should be used as the back plane signal for the static indicator. The duration of overlapping can be programmable. This pin, MSTAT, becomes high impedance if the chip is operating in slave mode. Please see the Extended Command Table for reference.

#### M

This pin is the frame signal input/output. In master mode, this pin supplies the frame signal to slave devices. In slave mode, this pin receives the frame signal from the master device.

### CL

This pin is the system clock input/output. When both the internal oscillator (CLS pin pulled high) and the master mode (M/S pin pulled high) are enabled, the CL pin will supplies system clock signal to the slave device. When both internal oscillator and the slave mode are enabled, the CL pin receives system clock signal from either the master device or the external clock source.

#### DOF

This pin is the display blanking signal control pin. In master mode, the  $\overline{DOF}$  pin supplies "display on" or "display off" signal (blanking signal) to the slave devices. In slave mode, the  $\overline{DOF}$  pin receives "display on" or "display off" signal from the master device.

# CS1, CS2

These pins are the chip selection inputs. The chip is enabled for MCU communication only when  $\overline{CS1}$  is pulled low and CS2 is pulled high.

### **RES**

This pin is the reset signal input. Initialization of the chip is started once the reset pin is pulled low. The minimum pulse width for completion of the reset procedure is 1us.

### SA0, SCL, SDA<sub>out</sub>, SDA<sub>in</sub>

These pins are bi-directional data bus to be connected to the MCU in I<sup>2</sup>C-bus interface. Please refer to the section: IIC Communication interface on page 11 for detail pin descriptions.

#### V<sub>DD</sub>

The  $V_{DD}$  is the Chip's Power Supply pins.  $V_{DD}$  is also acted as a reference level of both the DC-DC Converter and the LCD driving output.

### $V_{SS}$

The  $V_{ss}$  is the grounding of the chip.  $V_{ss}$  is also acted as a reference level of the logic input/output.

### $V_{SS1}$

The  $V_{SS1}$  is the input of the internal DC-DC converter. The generated voltage from the internal DC-DC converter,  $V_{EE}$ , is equal to the multiple factors (2X, 3X, 4X, 5X) times the potential different between  $V_{SS1}$ , and  $V_{DD}$ . The multiple factors, 2X, 3X, 4X or 5X are selected by different arrangements of the external boosting capacitors.

Note: the potential at this input pin must lower than or equal to V<sub>ss</sub>.

## $V_{EE}$

This is the most negative voltage supply pin of the chip. It can be supplied externally or generated by the internal DC-DC converter. If the internal DC-DC converter generates the voltage level at  $V_{EE}$ , the voltage level is used for internal referencing only. The voltage level at  $V_{EE}$  pins is not used for driving external circuitry.

# $C_{1P}$ , $C_{1N}$ , $C_{2N}$ , $C_{2P}$ $C_{3N}$ and $C_{4N}$

When internal DC-DC voltage converter is used, external capacitor(s) is/are connected between these pins. Different connections result in different DC-DC converter multiple factors, for example, 2X, 3X, 4X or 5X. Please refer to the voltage converter section in the functional block description for detail description.

### $V_{L2}$ , $V_{L3}$ , $V_{L4}$ and $V_{L5}$

These pins are outputs with voltage levels equal to the LCD driving voltage. All these voltage levels are referenced to  $V_{DD}$ . The voltage levels can be supplied externally or generated by the internal bias divider. The bias divider is turned on once the output op-amp buffers are enabled. Please refer to the Set Power Control Register command for detail description.

The voltage potential relationship is given as:  $V_{DD} > V_{L2} > V_{L3} > V_{L4} > V_{L5} > V_{L6}$ 

In addition, assume the bias factor is known as a,

VL2 - VDD = 1/a \* (VL6 - VDD)

VL3 - VDD = 2/a \* (VL6 - VDD)

VL4 - VDD = (a-2)/a \* (VL6 - VDD)

VL5 - VDD = (a-1)/a \* (VL6 - VDD)

# $V_{L6}$

This pin outputs the most negative LCD driving voltage level. The  $V_{L6}$  can be supplied externally or generated by the internal regulator. Please refer to the Set Power Control Register command for detail description.

### M/S

This pin is the master/slave mode selection input. When this pin is pulled high, master mode is selected. CL, M, MSTAT and  $\overline{\text{DOF}}$  signals will become output pins of the slave devices.

When this pin is pulled low, slave mode is selected. CL, M,  $\overline{\text{DOF}}$  will become input pins. The CL, M,  $\overline{\text{DOF}}$  signals are received from the master device. The MSTAT pin will stay at high impedance state.

#### **CLS**

This pin is the internal clock enable pin. When this pin is pulled high, the internal clock is enabled. The internal clock will be disabled when CLS is pulled low. Under such circumstances, an external clock source must be fed into the CL pin.

## IIC1, IIC2

These pins are  $I^2$ C-bus interface selection inputs. The IIC communication interface is enabled only when  $\overline{IIC}$ 1 is pulled low and IIC2 is pulled high.

# C1, C0

These two pins should connect to Vdd operation.

#### **ROW0 - ROW63**

These pins provide the driving signals, COMMON, to the LCD panel. Please refer to the Table 3 on Page 10 for the COM signal mapping in different MUX.

### **SEG0 - SEG103**

These pins provide the LCD driving signals, SEGMENT, to the LCD panel. The output voltage level of these pins is V<sub>DD</sub> during sleep mode or standby mode.

### **ICONS**

There are two ICONS pins (pin137 and 275) on the chip. Both pins output exactly the same signal. The duplicated ICON pins will enhance the flexibility of the LCD layout.

### IRS

This is the input pin that enables the internal contrast. This pin should be connected to VDD for any circumstance.

#### **TEST0-TEST7**

These are input pins that reserved for testing purpose. These pins should be connected to VDD.

#### NC/T0 - T6

These are the No Connection pins. These pins should be left open and they are prohibited to have any connections with one another.

Table 3 - Example of ROW pin assignment for different programmable MUX of SSD0817

(Note: X - output non-	selected COM signal)
	SSD0817
ROW0	COM0
ROW1	COM1
ROW2	COM2
ROW3	COM3
ROW4	COM4
ROW5	COM5
ROW6	COM6
ROW7	COM7
ROW8	COM8
ROW9	COM9
ROW10	COM10
ROW10	COM11
ROW12	COM12
ROW13	COM13
ROW14	COM14
ROW15	COM15
ROW16	COM16
ROW17	COM17
ROW17 ROW18	COM17 COM18
ROW19	COM19
ROW19 ROW20	
	COM20
ROW21	COM21
ROW22 ROW23	COM22
	COM23
ROW24	COM24
ROW25	COM25
ROW26	COM26
ROW27	COM27
ROW28	COM28
ROW29	COM29
ROW30	COM30
ROW31	COM31
ROW32	COM32
ROW33	COM33
ROW34	COM34
ROW35	COM35
ROW36	COM36
ROW37	COM37
ROW38	COM38
ROW39	COM39
ROW40	COM40
ROW41	COM41
ROW42	COM42
ROW43	COM43
ROW44	COM44
ROW45	COM45
ROW46	COM46
ROW47	COM47
ROW48	COM48
ROW49	COM49
ROW50	COM50
ROW51	COM51
ROW52	COM52
ROW53	COM53
ROW54	COM54
ROW55	COM55
ROW56	COM56
ROW57	COM57
ROW57 ROW58	COM57 COM58
ROW59	COM59
ROW60	COM60
ROW61	COM61
ROW62	COM62
ROW63	COM63

### **FUNCTIONAL BLOCK DESCRIPTIONS**

#### **IIC** communication Interface

The IIC communication interface consists of slave address bit (SA0), I<sup>2</sup>C-bus data signal (SDA) and I<sup>2</sup>C-bus clock signal (SCL). Both the SDA and the SCL must be connected to pull-up resistors. There are also five input signals including, RES, CS1, IIC1, CS2, IIC2, which is used for the initialization of device.

- a) Slave address bit (SA0)
  - SSD0817 have to recognize the slave address before transmitting or receiving any information by the  $I^2C$ -bus. The device will responds to the slave address following by the slave address bit ("SA0" bit) and the read/write select bit ("R/ $\overline{W}$ " bit) with the following byte format,
  - $b_7 b_6 b_5 b_4 b_3 b_2 b_1 b_0$
  - 0 1 1 1 1 0 SA0 R/W
  - "SA0" bit provides an extension bit for the slave address. Either "0111100" or "0111101", can be selected as the slave address of SSD0817.
  - "R/W" bit determines the I<sup>2</sup>C-bus interface is operating at either write mode or read status mode.
- b) I<sup>2</sup>C-bus data signal (SDA)
  - SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA. If SDA in is connected to the "SDA out", the device becomes fully IIC bus compatible.
  - It should be noticed that the ITO track resistance and the pulled-up resistance at "SDA" pin becomes a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in "SDA".
  - The "SDA out" pin may be disconnected from the "SDA in" pin. With such arrangement, the acknowledgement signal will be ignored in the I<sup>2</sup>C-bus.
- c) I<sup>2</sup>C-bus clock signal (SCL)
  - The transmission of information in the I<sup>2</sup>C-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.

#### **Command Decoder**

Input is directed to the command decoder based on the input of control byte which consists of a  $D/\overline{C}$  bit and a  $R/\overline{W}$  bit. For further information about the control byte, please refer to the section "I<sup>2</sup>C-bus Write data and read register status" on page 21. If both the  $D/\overline{C}$  bit and the  $R/\overline{W}$  bit are low, the input signal is interpreted as a Command. It will be decoded and written to the corresponding command register. If the  $D/\overline{C}$  bit is high and the  $R/\overline{W}$  bit is low, input signal is written to Graphic Display Data RAM (GDDRAM).

#### **Graphic Display Data RAM (GDDRAM)**

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is  $104 \times 65 = 6760$  bits. Table 4 on Page 12 is a description of the GDDRAM address map. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.

During the vertical scrolling of the display, an internal register (display start line register) stores the address of the display start line. The re-mapping operation can be started at the address of the display start line according to the internal register. Table 4 on Page 12 shows the case in which the display start line register is set to 38h.

For those GDDRAM out of the display common range, they can be accessed for either the preparation of vertical scrolling data or the system usage.

											Comr	non Pins
RA	RAM	Normal	00h	01h	02h	03h	 64h	65h	66h	67h	Normal	Remapped
M	Colum	Remapped	67h	66h	65h	64h	 03h	02h	01h	00h	INUITITAL	Remapped
00h		DB0 (LSB)									 8	55
01h		DB0 (EGB)	_								 9	54
02h	ŀ	DB2									 10	53
03h	ŀ	DB3									 11	52
04h	Page 0	DB4									 12	51
05h	ŀ	DB5									 13	50
06h	ŀ	DB6									 14	49
07h	l 1	DB7 (MSB)									 15	48
08h		DB0 (LSB)									 16	47
09h	ŀ	DB0 (20B)									 17	46
0Ah	ŀ	DB2									 18	45
0Bh	l 1	DB3									 19	44
0Ch	Page 1	DB4									 20	43
0Dh	l l	DB5									 21	42
0Eh	ŀ	DB6									 22	41
0Fh	l 1	DB7 (MSB)									 23	40
10h		DB0 (LSB)									 24	39
11h	<b> </b>	DB1									 25	38
12h		DB2									 26	37
13h	ŀ	DB3									 27	36
14h	Page 2	DB4									 28	35
15h		DB5									 29	34
16h		DB6									 30	33
17h		DB7 (MSB)									 31	32
18h		DB7 (MSB)									 32	31
19h		DB0 (LSB)									 33	30
1Ah		DB1									 34	29
1Bh		DB3									 35	28
1Ch	Page 3	DB3									 36	27
1Dh		DB5									 37	26
		DB3									 38	25
1Eh												
1Fh		DB7 (MSB)									 39	24
20h		DB0 (LSB)									 40	23
21h		DB1									 41	22
22h		DB2									 42 43	21 20
23h 24h	Page 4	DB3 DB4									 43	19
		DB5									 45	18
25h 26h		DB5									 46	17
27h		DB7 (MSB)									 47	16
28h		DB0 (LSB)									 48	15
29h		DB1									 49	14
2Ah		DB2									 50	13
2Bh 2Ch	Page 5	DB3 DB4									 51	12 11
2Dh		DB4 DB5									 52 53	10
2Eh		DB6									 54	9
2Fh											 55	
		DB7 (MSB)										8
30h 31h		DB0 (LSB) DB1	<u> </u>								 56 57	7
32h		DB2									 58	5 4
33h	Page 6	DB3									 59	T. Company
34h		DB4 DB5									 60	3
35h											 61	
36h		DB6	<b>—</b>	-	-						 62	0
37h		DB7 (MSB)									 63	
38h		DB0 (LSB)									 0	63
39h		DB1	<b>—</b>								 1	62
3Ah		DB2									 2	61
3Bh 3Ch	Page 7	DB3	$\vdash$								 3	60
3Dh		DB4 DB5									 4 5	59 58
3Eh		DB5	$\vdash$								 6	57
3Fh		DB7 (MSB)	느	<u> </u>	<u> </u>	<u> </u>	 _				 7	56
	Page 8	DB0 (LSB)									ICONS	ICONS
		Segment Pins	0	1	2	3	 100	101	102	103		-

Remarks : DB0 – DB7 represent the data bit of the GDDRAM

Table 4 - Graphic Display Data RAM (GDDRAM) Address Map with Display Start Line set to 38h LCD Driving Voltage Generator and Regulator


03/2002

# **LCD Driving Voltage Generator and Regulator**


This module generates the LCD voltage required for display driving output. With reference to  $V_{DD}$ , it takes a single supply input,  $V_{SS}$ , and generates all the necessary voltage levels. This block consists of:

## 1. 2X, 3X, 4X and 5X DC-DC voltage converter


The built-in DC-DC voltage converter is used to generate the negative voltage with reference to VDD from the voltage input (VSS1). For SSD0817, it is possible to produce 2X, 3X, 4X or 5X boosting from the potential different between  $V_{SS1}$  -  $V_{DD}$ . Detailed configurations of the DC-DC converter for different boosting multiples are given in Figure 3.




### **5X Boosting Configuration**



#### **4X Boosting Configuration**



#### 3X Boosting Configuration



### 2X Boosting Configuration

#### Remarks:

- 1. C1= 0.47 1.0uF
- 2. Boosting input from VSS1
- 3. VSS1 should be lower potential than or equal to VSS
- 4. All voltages are referenced to VDD

Figure 3 - DC-DC Converter Configurations

# 2. Voltage Regulator (Voltages referenced to V<sub>DD</sub>)

Internal (IRS pin = H) feedback gain can control the LCD driving contrast curves.

If internal resistor network is enabled, eight settings can be selected through software command.

# 3. Contrast Control (Voltage referenced to V<sub>DD</sub>)

Software control of the 64-contrast voltage levels at each voltage regulator feedback gain. The equation of calculating the LCD driving voltage is given as:

$$V_{L6} - V_{DD} = Gain * [1 + (18 + \alpha)] * V_{ref}$$

 $\alpha$  stands for the contrast set (0 to 63)

Gain = (1 + Rb/Ra), the reference value is shown in table 5.

Regi	ister	ratio	Thermal Gradient
D2	D1	D0	= -0.07 %/°C
0	0	0	2.92
0	0	1	3.40
0	1	0	3.89
0	1	1	4.37
1	0	0	4.85
1	0	1	5.23
1	1	0	5.72
1	1	1	6.19

# Table 5 - Gain value at different register ratio and thermal gradient settings

V<sub>ref</sub> is a fixed IC–internal voltage supply and its voltage at room temperature (25 °C) is shown in table 6 for reference.

Туре	Thermal Gradient	$V_{ref}$
TC 0	-0.07 %/°C	-1.08V
TC 2	-0.13 %/°C	-1.12V
TC 4	-0.26 %/°C	-1.09V
TC 7	-0.29 %/°C	-1.10V

# Table 6 - V<sub>ref</sub> values at different thermal gradient settings

The voltage regulator output for different gain/contrast settings is shown in figure 4.




Figure 4 - Voltage Regulator Output for different Gain/Contrast Settings

#### 4. Bias Ratio Selection circuitry

The bias ratios can be software selected from 1/4, 1/5, 1/6, 1/7, 1/8 and 1/9.

Since there will be slightly different in command pattern for different MUX, please refer to Command Descriptions section for detail description.

5. Self adjust temperature compensation circuitry

This block provides 4 different compensation settings to satisfy various liquid crystal temperature grades by software control. The default temperature coefficient (TC) setting is TC0.

#### **Oscillator Circuit**

This module is an On-Chip low power RC oscillator circuitry (Figure 5). The oscillator generates the clock for the DC-DC voltage converter. This clock is also used in the Display Timing Generator.




Figure 5 - On-Chip low power RC oscillator circuitry

#### **Reset Circuit**

This block includes Power On Reset (POR) circuitry and the hardware reset pin,  $\overline{\text{RES}}$ . The POR and Hardware reset performs the same reset function. Once  $\overline{\text{RES}}$  receives a reset pulse, all internal circuitry will start to initialize. Minimum pulse width the reset sequence is 1us. Status of the chip after reset is given by:

Display is turned OFF Default Display Mode

64 MUX: 104 x 64 + 1 Icon Line

Normal segment and display data column address mapping (Seg0 mapped to Row address 00h)

Read-modify-write mode is OFF

Power control register is set to 000b Register data clear in I<sup>2</sup>C-bus interface

Bias ratio is set to default

64 MUX: 1/9

Static indicator is turned OFF

Display start line is set to GDDRAM column 0

Column address counter is set to 00h

Page address is set to 0

Normal scan direction of the COM outputs

Contrast control register is set to 20h

Test mode is turned OFF

Temperature Coefficient is set to TC0

#### **Display Data Latch**

This block is a series of latches carrying the display signal information. These latches hold the data, which will be fed to the HV Buffer Cell and Level Selector to output the required voltage level.

The numbers of latches of different members are given by:

64 MUX: 104 + 65 = 169

# **HV Buffer Cell (Level Shifter)**


HV Buffer Cell works as a level shifter which translates the low voltage output signal to the required driving voltage. The output is shifted out with reference to the internal FRM clock which comes from the Display Timing Generator. The voltage levels are given by the level selector which is synchronized with the internal M signal.

# **Level Selector**

Level Selector is a control of the display synchronization. Display voltage levels can be separated into two sets and used with different cycles. Synchronization is important since it selects the required LCD voltage level to the HV Buffer Cell, which in turn outputs the COM or SEG LCD waveform.

# **LCD Panel Driving Waveform**

Figure 6 is an example of how the Common and Segment drivers may be connected to a LCD panel. The waveforms illustrate the desired multiplex scheme.



TIME SLOT 1 2 3 4 5 6 7 8 9 ... N+1 1 2 3 4 5 6 7 8 9 ... N+1 1 2 3 4 5 6 7 8 9 ... N+1  $V_{L2}$  $V_{L3}$ COM0  $V_{\mathrm{DD}}$  $V_{L2}$  $V_{L3}$ COM1  $V_{L4}$  $V_{L5}$  $V_{DD}$  $V_{L2}$  $V_{L3}$ SEG0  $V_{L4}$  $V_{L5}$  $V_{DD}$  $V_{L2}$ SEG1 Μ

Figure 6 - LCD Driving Waveform for Displaying "0"

\* Note 1: N+1 is the number of multiplex ratio including Icon.

# **COMMAND TABLE**

Bit Pattern	Command	Description
0000X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub>	Set Lower Column Address	Set the lower nibble of the column address register using $X_3X_2X_1X_0$ as data bits. The lower nibble of column address is reset to 0000b after POR
0001X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub>	Set Higher Column Address	Set the higher nibble of the column address register using $X_3X_2X_1X_0$ as data bits. The higher nibble of column address is reset to 0000b after POR.
00100X <sub>2</sub> X <sub>1</sub> X <sub>0</sub>	Set Internal Regulator Resistor Ratio	Feedback gain of the internal regulator generating VL6 increases as $X_2X_1X_0$ increased from 000b to 111b. After POR, $X_2X_1X_0 = 100b$
00101X <sub>2</sub> X <sub>1</sub> X <sub>0</sub>	Set Power Control Register	$X_0$ =0: turns off the output op-amp buffer (POR) $X_0$ =1: turns on the output op-amp buffer $X_1$ =0: turns off the internal regulator (POR) $X_1$ =1: turns on the internal regulator $X_2$ =0: turns off the internal voltage booster (POR) $X_2$ =1: turns on the internal voltage booster
01X <sub>5</sub> X <sub>4</sub> X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub>	Set Display Start Line	Set GDDRAM display start line register from 0-63 using $X_5X_4X_3X_2X_1X_0$ . Display start line register is reset to 000000 after POR.
10000001 ** X <sub>5</sub> X <sub>4</sub> X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub>	Set Contrast Control Register	Select contrast level from 64 contrast steps. Contrast increases (VL6 decreases) as $X_5X_4X_3X_2X_1X_0$ is increased from 000000b to 111111b. $X_5X_4X_3X_2X_1X_0 = 100000b$ after POR
1010000X₀	Set Segment Re-map	X <sub>0</sub> =0: column address 00h is mapped to SEG0 (POR) X <sub>0</sub> =1: column address 67h is mapped to SEG0 Refer to Table 4 on page 12 for example.
1010001X <sub>0</sub>	Set LCD Bias	X <sub>0</sub> =0: POR default bias: 1/9 X <sub>0</sub> =1: alternate bias: 1/7 For other bias ratio settings, see "Set 1/4 Bias Ratio" and "Set Bias Ratio" in Extended Command Set.
1010010X <sub>0</sub>	Set Entire Display On/Off	X <sub>0</sub> =0: normal display (POR) X <sub>0</sub> =1: entire display on
1010011X <sub>0</sub>	Set Normal/Inverse Display	X <sub>0</sub> =0: normal display (POR) X <sub>0</sub> =1: inverse display
1010111X <sub>0</sub>	Set Display On/Off	X <sub>0</sub> =0: turns off LCD panel (POR) X <sub>0</sub> =1: turns on LCD panel
1011X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub>	Set Page Address	Set GDDRAM Page Address (0-8) for read/write using $X_3X_2X_1X_0$
1100X <sub>3</sub> * * *	Set COM Output Scan Direction	X <sub>3</sub> =0: normal mode (POR) X <sub>3</sub> =1: remapped mode, COM 0 to COM [N-1] becomes COM [N-1] to COM 0 when Multiplex ratio is equal to N. See Figure 5 on page 17 for detail mapping.
11100000	Set Read-Modify-Write Mode	Read-Modify-Write mode will be entered in which the column address will not be increased during display data read. After POR, Read-modify-write mode is turned OFF.
11100010	Software Reset	Initialize internal status registers
11101110	Set End of Read-Modify-Write Mode	Exit Read-Modify-Write mode. RAM Column address before entering the mode will be restored. After POR, Read-modify-write mode is OFF.
1010110X <sub>0</sub>	Indicator Display Mode	This second byte command is required ONLY when "Set Indicator On" command is sent.  X <sub>0</sub> = 0: indicator off (POR, second command byte is not required)
7170		$X_0 = 1$ : indicator on (second command byte

SSD0817 Series 18 SOLOMON

Set Indicator		required)
On/Off		$X_1X_0 = 00$ : indicator off
		$X_1X_0 = 01$ : indicator on and blinking at ~1 second
		interval
		$X_1X_0$ = 10: indicator on and blinking at ~1/2 second
		interval
		$X_1X_0 = 11$ : indicator on constantly
11100011	NOP	Command result in No Operation
11110000	Test Mode Reset	Reserved for IC testing. Do NOT use
1111 * * * *	Set Test Mode	Reserved for IC testing. Do NOT use.
		(Standby or Sleep) Standby or sleep mode
10101110	Set Power Save Mode	will be entered using compound commands.
10100101		Issue compound commands "Set Display Off"
		followed by "Set Entire Display On".

Table 7 - Write Command Table (D/ $\overline{C}$  =0, R/ $\overline{W}$  =0)

Bit Pattern	Command	Description
10101000 00X <sub>5</sub> X <sub>4</sub> X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub>	Set Multiplex Ratio	To select multiplex ratio N from 2 to the maximum multiplex ratio (POR value) for each member (including icon line).  Max. MUX ratio: $64 \text{ MUX}$ : $65 \text{ N} = X_5X_4X_3X_2X_1X_0 + 2$ , e.g. N = 001111b + 2 = 17
	Set Bias Ratio (X <sub>1</sub> X <sub>0</sub> )	$X_1X_0 =$ 00(POR) 01 10 11 1/9 or 1/7 1/5 1/6 1/8 $X_4X_3X_2 = 000$ : (TC0) Typ. $-0.07\%$ /°C
10101001 X <sub>7</sub> X <sub>6</sub> X <sub>5</sub> X <sub>4</sub> X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub>	Set TC Value (X <sub>4</sub> X <sub>3</sub> X <sub>2</sub> )	$X_4X_3X_2 = 010$ : (TC1) Typ. $-0.13\%$ /°C $X_4X_3X_2 = 100$ : (TC5) Typ. $-0.26\%$ /°C $X_4X_3X_2 = 111$ : (TC7) Typ. $-0.29\%$ /°C $X_4X_3X_2 = 001$ , 011, 101, 110: Reserved Increase the value of $X_7X_6X_5$ will increase the oscillator frequency and vice versa. Default Mode:
	Modify Osc. Freq. (X <sub>7</sub> X <sub>6</sub> X <sub>5</sub> )	X <sub>7</sub> X <sub>6</sub> X <sub>5</sub> = 011 (POR): Typ. 21.5kHz Remarks: By software program the multiplex ratio, the typical oscillator frequency is listed above.
1010101X₀	Set 1/4 Bias Ratio	X <sub>0</sub> = 0: use normal setting (POR) X <sub>0</sub> = 1: fixed at 1/4 bias regardless of other bias setting commands
11010100 00X₅X₄0000	Set Total Frame Phases	The On/Off of the Static Icon is given by 3 phases / 1 phase overlapping of the M and MSTAT signals. This command set total phases of the M/MSTAT signals for each frame. The more the total phases, the less the overlapping time and thus the lower the effective driving voltage. $X_5X_4 = 00:5 \text{ phases} \\ X_5X_4 = 01:7 \text{ phases} \\ X_5X_4 = 10:9 \text{ phases} (POR) \\ X_5X_4 = 11:16 \text{ phases}$
11010011 00X <sub>5</sub> X <sub>4</sub> X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub>	Set Display Offset	After POR, $X_5X_4X_3X_2X_1X_0 = 0$ After setting MUX ratio less than default value, data will be displayed at Center of display matrix. To move display towards Row 0 by L, $X_5X_4X_3X_2X_1X_0 = L$

		To move display away from Row 0 by L, $X_5X_4X_3X_2X_1X_0 = 64-L$ Note: max. value of L = (POR default MUX ratio – display MUX)/2			
1101000X <sub>0</sub>	ICON Mode	$X_0 = 0$ : icon off (POR) $X_0 = 1$ : icon mode on			
11010110 001111X <sub>1</sub> X <sub>0</sub>	Enable Band Gap Reference Circuit	X <sub>1</sub> X <sub>0</sub> = 00 01 10 11(POR) 100 ms 200 ms 400 ms 800 ms Approx. band gap clock period  This command should execute if divider is used without capacitor at VL2 to VL5.  Recommendation: set the band gap clock period to approx. 200ms			

# **Table 8 - Extended Command Table**

Note: Command patterns other than that given in Command Table and Extended Command Table are prohibited. Otherwise, unexpected result will occur.

# I<sub>2</sub>C-bus Write data and read register status

The I<sup>2</sup>C-bus interface gives access to write data and command into the device. Please refer to figure 7 for the write mode of I<sup>2</sup>C-bus in chronological order.




Figure 7 I<sup>2</sup>C-bus data format

### Write mode

- 1) The master device initiates the data communication by a start condition. The definition of the start condition is shown in figure 8 on page 22. The start condition is established by pulling the SDA from high to low while the SCL stays high.
- 2) The slave address is following the start condition for recognition use. For the SSD0817, the slave address is either "b0111100" or "b0111101" by changing the SA0 to high or low.
- 3) The write mode is established by setting the  $R/\overline{W}$  bit to logic "0".
- 4) An acknowledgement signal will be generated after receiving one byte of data, including the slave address and the R/W bit. Please refer to the figure 9 on page 22 for the graphical representation of the acknowledge signal. The acknowledge bit is defined as the SDA line is pulled down during the high period of the acknowledgement related clock pulse.
- 5) After the transmission of the slave address, either the control byte or the data byte may be sent across the SDA. A control byte mainly consists of Co and D/C bits following by six "0" 's.
  - a. If the Co bit is set as logic "0", the transmission of the following information will contain data bytes only.

- b. The D/ $\overline{C}$  bit determines the next data byte is acted as a command or a data. If the D/ $\overline{C}$  bit is set to logic "0", it defines the following data byte as a command. If the D/ $\overline{C}$  bit is set to logic "1", it defines the following data byte as a data which will be stored at the GDDRAM. The GDDRAM column address pointer will be increased by one automatically after each data write.
- 6) Acknowledge bit will be generated after receiving each control byte or data byte.
- 7) The write mode will be finished when a stop condition is applied. The stop condition is also defined in figure 8 on page 22. The stop condition is established by pulling the "SDA in" from low to high while the "SCL" stays high.




Figure 8 Definition of the start and stop condition




Figure 9 Definition of the acknowledgement condition

Please be noted that the transmission of the data bit has some limitations.

- 1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the "high" period of the clock pulse. Please refer to the figure 10 for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is low.
- 2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.




Figure 10 Definition of the data transfer condition

Read mode (Read status register)

- 1) The master device firstly initiates the data communication by a start condition. The definition of the start condition is shown in figure 8 on page 22.
- 2) The slave address is following the start condition for recognition use. For the SSD0817, the slave address is either "b0111100" or "b0111101".
- 3) The read mode is established by setting  $R/\overline{W}$  bit to logic "1". The read mode allows the MCU to monitor the internal status of the chip.
- 4) An acknowledgement signal will be generated after sending one byte of data, including the slave address and the R/W bit. Please refer to the figure 9 on page 22 for the graphical representation of the acknowledge signal.
- 5) The status of the register will be read at the next status byte. Please refer to the Table 9 for the explanation of the status byte.
- 6) The read mode will be finished when a stop condition is applied. The stop condition is also defined in figure 8 on page 22.




Table 9 - Read Command Table (R/W bit =1)

#### COMMAND DESCRIPTIONS

#### **Set Lower Column Address**

This command specifies the lower nibble of the 8-bit column address of the display data RAM. The column address will be increased by each data access after it is pre-set by the MCU.

## **Set Higher Column Address**

This command specifies the higher nibble of the 8-bit column address of the display data RAM. The column address will be increased by each data access after it is pre-set by the MCU.

## **Set Internal Regulator Resistors Ratio**

This command is to enable any one of the eight internal resistor sets for different regulator gain when using internal regulator resistor network (IRS pin pulled high). In other words, this command is used to select which contrast curve from the eight possible selections. Please refer to Functional Block Descriptions section for detail calculation of the LCD driving voltage.

# **Set Power Control Register**

This command turns on/off the various power circuits associated with the chip. There are three related power sub-circuits could be turned on/off by this command.

Internal voltage booster is used to generate the negative voltage supply (V<sub>EE</sub>) from the voltage input (V<sub>SS1</sub> - V<sub>DD</sub>). An external negative power supply is required if this option is turned off.

Internal regulator is used to generate the LCD driving voltage,  $V_{L6}$ , from the negative power supply,  $V_{EE}$ . Output op-amp buffer is the internal divider for dividing the different voltage levels ( $V_{L2}$ ,  $V_{L3}$ ,  $V_{L4}$ ,  $V_{L5}$ ) from the internal regulator output,  $V_{L6}$ . External voltage sources should be fed into this driver if this circuit is turned off.

### **Set Display Start Line**

This command is to set Display Start Line register to determine starting address of display RAM to be displayed by selecting a value from 0 to 63. With value equals to 0, D0 of Page 0 is mapped to COM0. With value equals to 1, D1 of Page0 is mapped to COM0 and so on. Display start line values of 0 to 63 are assigned to Page 0 to 7.

Please refer to Table 4 on Page 12 as an example for display start line set to 56 (38h).

### **Set Contrast Control Register**

This command adjusts the contrast of the LCD panel by changing the LCD driving voltage,  $V_{L6}$ , provided by the On-Chip power circuits.  $V_{L6}$  is set with 64 steps (6-bit) in the contrast control register by a set of compound commands. See Figure 11 for the contrast control flow.




Figure 11 - Contrast Control Flow Set Segment Re-map

SOLOMON Rev 1.0 SSD0817 Series 2

03/2002

This command changes the mapping between the display data column addresses and segment drivers. It allows flexibility in mechanical layout of LCD glass design. Please refer to Table 4 on Page 12 for example.

#### **Set LCD Bias**

This command is used to select a suitable bias ratio required for driving the particular LCD panel in use.

The selectable values of this command for 64 MUX are 1/9 or 1/7.

For other bias ratio settings, extended commands should be used.

# Set Entire Display On/Off

This command forces the entire display, including the icon row, to be illuminated regardless of the contents of the GDDRAM. In addition, this command has higher priority than the normal/inverse display. This command is used together with "Set Display ON/OFF" command to form a compound command for entering power save mode. See "Set Power Save Mode" later in this section.

## Set Normal/Inverse Display

This command turns the display to be either normal or inverse. In normal display mode, a RAM data of 1 indicates an illumination on the corresponding pixel. In inverse display mode, a RAM data of 0 will turn on the pixel. It should be noted that the icon line is not affect. The icon line is not inversed by this command.

# Set Display On/Off

This command is used to turn the display on or off. When display off is issued with entire display is on, power save mode will be entered. See "Set Power Save Mode" later in this section for details.

# **Set Page Address**

This command enters the page address from 0 to 8 to the RAM page register for read/write operations. Please refer to Table 4 on Page 12 for detail mapping.

## **Set COM Output Scan Direction**

This command sets the scan direction of the COM output allowing layout flexibility in LCD module assembly. See Table 4 on Page 12 for the relationship between turning on or off of this feature. In addition, the display will have immediate effect once this command is issued. That is, if this command is sent during normal display, the graphic display will have vertical flipping effect.

## **Set Read-Modify-Write Mode**

This command puts the chip in read-modify-write mode in which:

- 1. The column address is saved before entering the mode
- 2. The column address is increased only after display data write but not after display data read.

This Read-Modify-Write mode is used to save the MCU 's loading when a very portion of display area is being updated frequently.

As reading the data will not change the column address, it could be get back from the chip and do some operation in the MCU. Then the updated data could be written back to the GDDRAM with automatic address increment.

After updating the area, "Set End of Read-Modify-Write Mode" is sent to restore the column address and ready for next update sequence.

25 SSD0817 Series Rev 1.0 SOLOMON 03/2002

#### **Software Reset**

Issuing this command causes some of the chip's internal status registers to be initialized:

Read-Modify-Write mode is off

Static indicator is turned OFF

Display start line register is cleared to 0

Column address counter is cleared to 0

Page address is cleared to 0

Normal scanning direction of the COM outputs

Internal regulator resistors Ratio is set to 4

Contrast control register is set to 20h

# Set End of Read-Modify-Write Mode

This command relieves the chip from read-modify-write mode. The column address before entering read-modify-write mode will be restored no matter how much modification during the read-modify-write mode.

#### Set Indicator On/Off

This command turns on or off the static indicator driven by the M and MSTAT pins.

When the "Set Indicator On" command is sent, the second command byte "Indicator Display Mode" must be followed. However, the "Set Indicator Off" command is a single byte command and no second byte command is required.

The status of static indicator also controls whether standby mode or sleep mode will be entered, after issuing the power save compound command. See "Set Power Save Mode" later in this section.

#### **NOP**

A command causing the chip takes No Operation.

#### **Set Test Mode**

This command forces the driver chip into its test mode for internal testing of the chip. Under normal operation, users should NOT use this command.

### **Set Power Save Mode**

The Standby or Sleep Mode operation should be executed by a compound command. The compound command is composed of "Set Display ON/OFF" and "Set Entire Display ON/OFF" commands. When the "Set Entire Display" is ON and the "Set display" is OFF, either Standby Mode or Sleep Mode will be entered. The status of the Static Indicator will determine which power save mode is entered. If static indicator is off, the Sleep Mode will be entered:

Internal oscillator and LCD power supply circuits are stopped

Segment and Common drivers output V<sub>DD</sub> level

The display data and operation mode before sleep are held

Internal display RAM can still be accessed

If the static indicator is on, the chip enters Standby Mode, which is similar to sleep mode except addition with:

Internal oscillator is on

Static drive system is on

Please also be noted that during Standby Mode, if the "software reset" command is issued, Sleep Mode will be entered. Both power save modes can be exited by the issue of a new software command or by pulling Low at hardware pin RES.

### **EXTENDED COMMANDS**

These commands are used, in addition to basic commands, to trigger the enhanced features designed for the chip.

### **Set Multiplex Ratio**

This command switches default multiplex ratio to any multiplex mode from 2 to the maximum multiplex ratio (POR value), including the icon line. Max. MUX ratio: 65

The chip pins ROW0-ROW63 will be switched to corresponding COM signal output, see Table 10 on Page 29 for examples of 18 multiplex (including icon line) settings with and without 7 lines display offset for different MUX.

Remarks: After changing the display multiplex ratio, the bias ratio may be adjusted in order to make display contrast consistent.

### **Set Bias Ratio**

Except the 1/4 bias, all other available bias ratios could be selected using this command plus the "Set LCD Bias" command.

For detail setting values and POR default, please refer to the extended command table, Table 8 on Page 19.

# **Set Temperature Coefficient (TC) Value**

One out of four different temperature coefficient settings is selected by this command in order to match various liquid crystal temperature grades. Please refer to the extended command table, Table 8 on Page 19, for detailed TC values.

## **Modify Oscillator Frequency**

The oscillator frequency can be fine tuned by applying this command. Since the oscillator frequency will be affected by some other factors, this command is not recommended for general usage. Please contact SOLOMON-Systech Limited application engineers for more detail explanation on this command.

#### Set 1/4 Bias Ratio

This command sets the bias ratio directly to 1/4. This bias ratio is especially designed for use in under 12 MUX display.

In order to restore to other bias ratio, this command must be executed, with LSB=0, before the "Set Multiplex ratio" or "Set LCD Bias" command is sent.

#### **Set Total Frame Phases**

The total number of phases for one display frame is set by this command.

The Static Icon is generated by overlapping the M and the MSTAT signals. These two pins output either  $V_{SS}$  or  $V_{DD}$  at same frequency but with phase different.

To turn on the Static Icon, 3 phases overlapping is applied to these signals, while 1 phase overlapping is given to the "Off "status.

With the increase in the total number of phases in a single frame, the overlapping time decreases. Thus the lower the effective driving voltage at the Static Icon on the LCD panel.

# **Set Display Offset**

This command should be sent ONLY when the multiplex ratio is set less than the default value.

When a lesser multiplex ratio is set, the display will be mapped in the middle (y-direction) of the LCD, see the no offset columns on Table 10 on Page 29. Use this command could move the display vertically within the 64 commons.

To make the Reduced-MUX Com 0 (Com 0 after reducing the multiplex ratio) towards the Row 0 direction for L lines, the 6-bit data in second command should be given by L. An example for 7 lines moving towards to Com0 direction is given on Table 10 on Page 29.

To move in the other direction by L lines, the 6-bit data should be given by 64-L.

Please note that the display is confined within the default multiplex value. That is the maximum value of L is given by the half of the default value minus the reduced-multiplex ratio. For an odd display MUX after reduction, moving away from Row 0 direction will has 1 more step.

#### Set Icon Mode

This command enables or disables the icon mode. It should be noticed that the default setting (POR) would not enable the icon mode.

# **Enable Band Gap Reference Circuit**

This command enables or disables the band gap reference circuit. It should be noticed that this command should be executed if divider is used without capacitor at VL2 to VL5. There are four selections on the band gap clock period. We recommended to set the band gap clock period to 128T in normal operation.

	SSD0817			
	No Offset	7 lines		
		Offset		
ROWO	X	Х		
ROW1	X	X		
ROW2	X	X		
ROW3	X	X		
ROW4	X	Х		
ROW5	Х	Х		
ROW6	Х	Х		
ROW7	X	X		
ROW8	X	X		
ROW9	X	X		
ROW10 ROW11	X	X		
ROW11	X	X		
ROW12	X	X		
ROW13	X	X		
ROW15	X	X		
ROW16	X	COM0		
ROW17	X	COM1		
ROW18	X	COM2		
ROW19	X	COM3		
ROW20	X	COM4		
ROW21	Х	COM5		
ROW22	Х	COM6		
ROW23	COM0	COM7		
ROW24	COM1	COM8		
ROW25	COM2	COM9		
ROW26	COM3	COM10		
ROW27	COM4	COM11		
ROW28	COM5	COM12		
ROW29	COM6	COM13		
ROW30	COM7	COM14		
ROW31	COM8	COM15		
ROW32	COM9	COM16		
ROW33 ROW34	COM10 COM11	X		
ROW35	COM12	X		
ROW36	COM12	X		
ROW37	COM14	X		
ROW38	COM15	X		
ROW39	COM16	Х		
ROW40	Х	Х		
ROW41	Х	Х		
ROW42	Х	Х		
ROW43	Χ	Х		
ROW44	Х	Х		
ROW45	X	X		
ROW46	X	X		
ROW47	X	X		
ROW48	X	X		
ROW49	X	X		
ROW50	X	X		
ROW51	X	X		
ROW52 ROW53	X	X		
ROW53	X	X		
ROW55	X	X		
ROW56	X	X		
ROW57	X	X		
ROW58	X	X		
ROW59	X	X		
ROW60	X	X		
ROW61	X	X		
ROW62	X	X		
ROW63	Х	Х		
1				

Table 10 - ROW pin assignment for COM signals for SSD0817 in an 18 MUX display (including icon line) without/with 7 lines display offset towards ROW0

Note: X-Row pin will output non-selected COM signal

# **MAXIMUM RATINGS**

Table 11 - Maximum Ratings (Voltage Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
$V_{DD}$	Supply Voltage	-0.3 to +4.0	V
$V_{EE}$	Supply Voltage	0 to -12.0	V
Vin	Input Voltage	VSS-0.3 to VDD+0.3	V
I	Current Drain Per Pin Excluding $V_{\text{DD}}$ and $V_{\text{SS}}$	25	mA
T <sub>A</sub>	Operating Temperature	-30 to +85	°C
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions to be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range VSS < or = (Vin or Vout) < or = VDD. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

# **DC CHARACTERISTICS**

**Table 12 - DC Characteristics** (Unless otherwise specified, Voltage Referenced to  $V_{SS}$ ,  $V_{DD}$  = 2.4 to 3.5V,  $T_A$  = -30 to 85°C)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
$V_{DD}$	Logic Circuit Supply Voltage Range	Recommend Operating Voltage Possible Operating Voltage	2.4	2.7	3.5	V V
I <sub>AC</sub>	Access Mode Supply Current Drain (V <sub>DD</sub> Pins)	V <sub>DD</sub> = 2.7V, Voltage Generator On, 4X DC-DC Converter Enabled, Write accessing, Tcyc =3.3MHz, Typ. Osc. Freq., Display On, no panel attached.	-	480	600	μΑ
I <sub>DP1</sub>	Display Mode Supply Current Drain (V <sub>DD</sub> Pins)	$V_{DD}$ = 2.7V, $V_{EE}$ = -8.1V, Voltage Generator Disabled, R/W ( $\overline{WR}$ ) Halt, Typ. Osc. Freq., Display On, $V_{L6}$ - $V_{DD}$ = -9V, no panel attached.	-	50	100	μΑ
I <sub>DP2</sub>	Display Mode Supply Current Drain (V <sub>DD</sub> Pins)	$V_{DD}$ = 2.7V, $V_{EE}$ = -8.1V, Voltage Generator On, 4x DC-DC Converter Enabled, R/W (WR) Halt, Typ. Osc. Freq., Display On, $V_{L6}$ - $V_{DD}$ = -9V, no panel attached.	-	120	200	μΑ
I <sub>SB</sub>	Standby Mode Supply Current Drain (V <sub>DD</sub> Pins)	$V_{DD}$ = 2.7V, LCD Driving Waveform Off, Typ. Osc. Freq., R/ $\overline{W}$ ( $\overline{WR}$ ) halt.	-	5	10	μΑ
I <sub>SLEEP</sub>	Sleep Mode Supply Current Drain (V <sub>DD</sub> Pins)	$V_{DD}$ = 2.7V, LCD Driving Waveform Off, Oscillator Off, R/W (WR) halt.	-	1	5	μΑ
$V_{EE}$	LCD Driving Voltage Generator Output (V <sub>EE</sub> Pin)	Display On, Voltage Generator Enabled, DC-DC Converter Enabled, Typ. Osc. Freq., Regulator Enabled, Divider Enabled.	-12.0	-	-1.8	V
$V_{LCD}$	LCD Driving Voltage Input (V <sub>EE</sub> Pin)	Voltage Generator Disabled.	-12.0	-	-1.8	V
$V_{OH1}$	Logic High Output Voltage	lout=-100mA	$0.9*V_{DD}$	-	$V_{DD}$	V
$V_{OL1}$	Logic Low Output Voltage	lout=100mA	0	-	0.1* V <sub>DD</sub>	V
$V_{L6}$	LCD Driving Voltage Source (V <sub>L6</sub> Pin)	Regulator Enabled (V <sub>L6</sub> voltage depends on Int/Ext Contrast Control)	V <sub>EE</sub> -0.5	-	V <sub>DD</sub>	V
$V_{L6}$	LCD Driving Voltage Source (V <sub>L6</sub> Pin)	Regulator Disable	-	floating	-	V
$V_{IH1}$	Logic High Input voltage		$0.8*V_{DD}$	-	$V_{DD}$	V
$V_{IL1}$	Logic Low Input voltage		0	_	0.2* V <sub>DD</sub>	V

			-	1/a*V <sub>L6</sub>	_	V
$V_{L2}$			-	2/a*V <sub>L6</sub>	-	V
$V_{L3}$ $V_{L4}$	LCD Display Voltage Output (V <sub>L2</sub> , V <sub>L3</sub> , V <sub>L4</sub> , V <sub>L5</sub> , V <sub>L6</sub> Pins)	Voltage reference to V <sub>DD</sub> , Bias Divider Enabled, 1:a bias ratio	-	(a-2)/a *V <sub>L6</sub>	_	V
$V_{L5}$ $V_{L6}$	(VL2, VL3, VL4, VL5, VL6 I IIIS)		-	(a-1)/a *V <sub>L6</sub>	_	V
			-	$V_{L6}$	-	V
$V_{L2}$			V <sub>L3</sub>	-	$V_{DD}$	V
$V_{L3}^{-2}$	LCD Dianter Voltage landt	Voltage reference to V <sub>DD</sub> ,	$V_{L4}$	-	$V_{L2}$	V
$V_{L4}$	LCD Display Voltage Input	External Voltage Generator,	$V_{L5}$	-	$V_{L3}$	V
$V_{L5}$	$(V_{L2}, V_{L3}, V_{L4}, V_{L5}, V_{L6} Pins)$	Bias Divider Disabled	$V_{L6}$	-	$V_{L4}$	٧
$V_{L6}$			-12V	-	$V_{L5}$	V
I <sub>OH</sub>	Logic High Output Current Source	Vout = V <sub>DD</sub> -0.4V	50	-	-	μA
I <sub>OL</sub>	Logic Low Output Current Drain	Vout = 0.4V	-	-	-50	μΑ
I <sub>OZ</sub>	Logic Output Tri-state Current Drain Source		-1	-	1	μΑ
$I_{IL}/I_{IH}$	Logic Input Current		-1	-	1	μA
C <sub>IN</sub>	Logic Pins Input Capacitance		-	5	7.5	pF
$\Delta V_{L6}$	Variation of V <sub>L6</sub> Output (V <sub>DD</sub> is fixed)	Regulator Enabled, Internal Contrast Control Enabled, Set Contrast Control Register = 0	-3	0	3	%
	Temperature Coefficient					
TC0	Compensation		0	-0.07	-0.11	%/°C
	Flat Temperature Coefficient (POR)	Voltage Regulator Enabled				
TC2	Temperature Coefficient 2*		-0.11	-0.13	-0.15	%/°C
TC4	Temperature Coefficient 4*		-0.15	-0.26	-0.28	%/°C
TC7	Temperature Coefficient 7*		-0.28	-0.29	-0.30	%/°C

The formula for the temperature coefficient is:

$$TC(\%) = \frac{V_{ref} \text{ at } 50^{\circ}\text{C} - V_{ref} \text{ at } 0^{\circ}\text{C}}{50^{\circ}\text{C} - 0^{\circ}\text{C}} \times \frac{1}{V_{ref} \text{ at } 25^{\circ}\text{C}} \times 100^{\circ}\text{M}$$

# **AC CHARACTERISTICS**

**Table 13 - AC Characteristics** (Unless otherwise specified, Voltage Referenced to  $V_{SS}$ ,  $V_{DD}$  = 2.4 to 3.5V,  $T_A$  = -30 to 85°C)

Parameter	Test Condition	Min	Тур	Max	Unit
Oscillation Frequency of Display Timing Generator	Internal Oscillator Enabled (default), VDD = 2.7V Remark: Oscillator Frequency vs. Temperature change (-20°C to 70°C): -0.07%/°C *	17.2	21.5	24.7	kHz
Frame Frequency	a. 104 x 64 Graphic Display Mode, Display ON, Internal Oscillator Enabled b. 104 x 64 Graphic Display Mode, Display ON, Internal Oscillator Disabled, External clock with freq., Fext, feeding		Fosc 4x65 Fext 4x65		Hz Hz
	Oscillation Frequency of Display Timing Generator	Oscillation Frequency of Display Timing Generator  Internal Oscillator Enabled (default), VDD = 2.7V Remark: Oscillator Frequency vs. Temperature change (-20°C to 70°C): -0.07%/°C *  Frame Frequency  a. 104 x 64 Graphic Display Mode, Display ON, Internal Oscillator Enabled b. 104 x 64 Graphic Display Mode, Display ON, Internal Oscillator Disabled, External	Oscillation Frequency of Display Timing Generator    Internal Oscillator Enabled (default),   VDD = 2.7V   Remark:   Oscillator Frequency vs. Temperature change (-20°C to 70°C): -0.07%/°C *	Oscillation Frequency of Display Timing Generator    Internal Oscillator Enabled (default),   VDD = 2.7V   Remark:   Oscillator Frequency vs. Temperature change (-20°C to 70°C): -0.07%/°C *   17.2   21.5     Frame Frequency   a. 104 x 64 Graphic Display   Mode, Display ON, Internal Oscillator Enabled   b. 104 x 64 Graphic Display   Mode, Display ON, Internal Oscillator Disabled, External clock with freq., Fext, feeding   Fext   4x65   4x65	Oscillation Frequency of Display Timing Generator    Internal Oscillator Enabled (default),   VDD = 2.7V   Remark:   Oscillator Frequency vs. Temperature change (-20°C to 70°C): -0.07%/°C *   17.2   21.5   24.7

Remarks: Fext stands for the frequency value of external clock feeding to the CL pin Fosc stands for the frequency value of internal oscillator

Frequency limits are based on the software command: set multiplex ratio to 32/48/54/64

Table 14 - I<sup>2</sup>C-bus timing Characteristics

(Unless otherwise specified, Voltage Referenced to  $V_{SS}$ ,  $V_{DD}$  = 2.4 to 3.5V,  $T_A$  = 25°C)

Symbol	Parameter	Min	Тур	Max	Unit
F <sub>SCL</sub>	I <sup>2</sup> C-bus Clock frequency, SCL	0	-	500	kHz
T <sub>CLKL</sub>	I <sup>2</sup> C-bus Clock Low period, SCL	960	-	-	ns
T <sub>CLKH</sub>	I <sup>2</sup> C-bus Clock high period, SCL	960	-	-	ns
$T_{DSW}$	I <sup>2</sup> C-bus Data Setup time, SDA	120	-	-	ns
$T_DHW$	I <sup>2</sup> C-bus Data Hold time, SDA	0	-	0.98	us
$T_R$	Rise time between SDA & SCL	32	-	350	ns
T <sub>F</sub>	Fall time between SDA & SCL	32	-	350	ns
C <sub>BUS</sub>	Capacitive loadings at each I <sup>2</sup> C-bus channel	-	-	400	pF
T <sub>DH, START</sub>	I <sup>2</sup> C-bus Setup time, START condition	180	-	-	ns
T <sub>DS, STOP</sub>	I <sup>2</sup> C-bus Hold time, STOP condition	180	-	-	ns

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>cycle</sub>	Clock Cycle Time	2.0	-	-	us
T <sub>DSW</sub>	Write Data Setup Time	120	-	-	ns
$T_DHW$	Write Data Hold Time	0	-	0.98	us
T <sub>CLKL</sub>	Clock Low Time	960	-	-	ns
T <sub>CLKH</sub>	Clock High Time	960	-	-	ns
$T_R$	Rise Time	-	200	350	ns
$T_F$	Fall Time	-	200	350	ns
T <sub>DH, START</sub>	Hold time, start condition	0.18	2.5	-	us
T <sub>DS, STOP</sub>	Setup time, stop condition	0.18	2.5	-	us

Table 15 - Interface Timing Characteristics (VDD - VSS = 2.4 to 3.5V, TA = 25°C)





Figure 12 – IIC data bus Interface driving waveform

## **APPLICATION EXAMPLES**



### Logic pin connections not specified above:


Pins connected to VDD: IRS, CS2, M/S, CLS, IIC2, TEST0 - TEST7

Pins connected to VSS: VSS1, CS1, IIC1

Pins floating: DOF, CL, T0-T6

Pin connected to either VDD or VSS by user defined: C0, C1 and SA0 SDA in & SCL should be pulled high by a pair of resistors: 100k ohm

Figure 13 - Application Circuit of 104 x 64plus 2 connections of icon lines using SSD0817, configured with: external VEE, internal regulator, divider mode enabled (Command: 2B), IIC data bus interface, internal oscillator and master mode



#### Logic pin connections not specified above:

Pins connected to V<sub>DD</sub>: CS2, M/S, CLS, IIC2, IRS, TEST0-TEST7

Pins connected to V<sub>SS</sub>: V<sub>SS1</sub>, 11C1, CS1


Pins floating: DOF, CL, T0 - T6

Pin connected to either VDD or VSS by user defined :SA0

Pin connected together: SDAin & SDAout

SDA in and SCI should be pulled high by a pair of resistors: value = 100 k ohm

Figure 14 - Application Circuit of 104 x 64plus 2 connections of icon lines using SSD0817, configured with all internal power control circuit enabled, fully IIC data bus interface, internal oscillator and master mode.



### Logic pin connections not specified above:

Pins connected to V<sub>DD</sub>: CS2, M/S, CLS, IIC2, D2, D3, D6, D7, IRS

Pins connected to V<sub>SS</sub>: V<sub>SS1</sub>, 11C1, TEST0 - TEST7,  $\overline{CS1}$  Pins floating:  $\overline{DOF}$ , CL, T0 - T6, VL2, VL3, VL4, VL5 Pin connected to either VDD or VSS by user defined :SA0

Pin connected together: SDAin & SDAout

SDA in and SCI should be pulled high by a pair of resistors: value = 100 k ohm

Figure 15 - Application Circuit of 104 x 64plus 2 connections of icon lines using SSD0817, configured with all external power control circuit enabled, fully IIC data bus interface, internal oscillator, internal contrast gain and master mode. (Minimum pin outlets)

SOLOMON

# **Initialization Routine**

	Command (Hex) (Refer to Figure 11: All internal power control circuit enable)	Command (Hex) (Refer to Figure 12: External V <sub>EE</sub> , Internal regulator and divider enable)	Description
1	E2	E2	Software Reset
2	2F	2B	Set power control register
3	24	24	Set internal resistor gain = 24h
4	81 20	81 20	Set contrast level = 20h
5	D6 2D	D6 2D	Enable band gap reference circuit Set band gap clock period = 128T
6	A0	A0	Set Column address is map to SEG0
7	CO	C0	Set Row address is map to COM0
8	A4	A4	Set entire display on/off = Normal display
9	A6	A6	Set normal / reverse display = Normal display
10	AF	AF	Set Display On
Example	Internal booster, regulator and divider are enabled. $V_{OP}$ = approx8.527V with reference to $V_{DD}$	External booster, Internal regulator and divider are enabled.  V <sub>OP</sub> = approx8.546V with reference to V <sub>DD</sub>	

Solomon Systech reserves the right to make changes without further notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.