SSD181X Series: SSD1811, SSD1812, SSD1813, SSD1815

LCD Segment / Common Driver with Controller

SSD181X Series is a series of single-chip CMOS LCD drivers with controllers for dot-matrix graphic liquid crystal display system. There are 5 members in SSD181X Series. SSD1811 consists of 181 high voltage driving output for driving 132 Segments, 48 Commons and 1 icon driving-Common. SSD1812 consists of 187 high voltage driving output for driving 132 Segments, 54 Commons and 1 icon line. SSD1813 has the smallest driving size. It consists of 165 high voltage driving output for driving 132 Segments, 32 Commons and 1 icon line. SSD1815 has the largest display size. It is capable to drive 132 Segments, 64 Commons and 1 icon line by its 197 high voltage driving output.

All the members of SSD181X Series display data directly from their internal 132 x 65 bits Graphic Display Data RAM (GD-DRAM). Data/Commands are sent from common MCU through 8-bit Parallel or Serial Interface. The selection of whether 6800-or 8080-series compatible Parallel Interface or Serial Peripheral Interface is done by hardware pins configuration.

SSD181X Series embeds a DC-DC Converter, an On-Chip Bias Divider and an On-Chip Oscillator which reduce the number of external components. With the advanced design on minimizing power consumption and die/package layout, SSD181X Series is suitable for any portable battery-driven applications requiring a long operation period with a compact size.



FEATURES

Dot-matrix Display with separated Icon Line

- SSD1811: 132 x 48 + 1 Icon Line
- SSD1812: 132 x 54 + 1 Icon Line
- SSD1813: 132 x 32 + 1 Icon Line
- SSD1815: 132 x 64 + 1 Icon Line

Single Supply Operation, 1.8 V - 3.5V

Minimum -12.0V LCD Driving Output Voltage

Low Current Sleep Mode

On-Chip Voltage Generator or External LCD Driving Power Supply Selectable

2X / 3X / 4X On-Chip DC-DC Converter

On-Chip Oscillator

Programmable Multiplex ratio in dot-matrix display area

- SSD1811: 1Mux ~ 48Mux
- SSD1812: 1Mux ~ 54Mux
- SSD1813: 1Mux ~ 32Mux
- SSD1815: 1Mux ~ 64Mux

On-Chip Bias Divider

Programmable bias ratio

- SSD1811, SSD1815: 1/4, 1/5, 1/6, 1/7, 1/8, 1/9
- SSD1812: 1/4, 1/5, 1/6, 1/7, 1/8.4, 1/9
- SSD1813: 1/4, 1/5, 1/6

8-bit 6800-series Parallel Interface, 8-bit 8080-series Parallel Interface and Serial Peripheral Interface

On-Chip 132 X 65 Graphic Display Data RAM

Re-mapping of Row and Column Drivers

Vertical Scrolling

Display Offset Control

64 Level Internal Contrast Control

External Contrast Control

Programmable LCD Driving Voltage Temperature Coefficients

Available in Gold Bump Die and TAB (Tape Automated Bonding) Package

ORDERING INFORMATION

Table 1 SSD181X Series Ordering Information

Ordering Part Number	Seg	Com	Default Bias	Package Form	Reference
SSD1811Z	132	48 + 1	1/8, 1/6	Gold Bump Die	Figure 2 on page 5
SSD1812Z SSD1812T2	132 96	54 + 1	1/8.4, 1/6	Gold Bump Die 48mm Folding TAB	Figure 2 on page 5 Figure 16 on page 32
SSD1813Z	132	32 + 1	1/6, 1/5	Gold Bump Die	Figure 2 on page 5
SSD1815Z SSD1815T SSD1815T1 SSD1815T2	132	64 + 1	1/9, 1/7	Gold Bump Die 70mm Folding TAB 70mm TAB 48mm Folding TAB	Figure 2 on page 5 Figure 18 on page 34 Figure 20 on page 36 Figure 22 on page 38

BLOCK DIAGRAM




Figure 1 SSD181X Series Block Diagram

SOLOMON

PIN ARRANGEMENT




Figure 2 SSD181X Series Gold Bump Die Pin Assignment

Table 2 SSD181X Series Gold Bump Die Pad Coordinates

PAD#	NAME	Х	Υ	PAD#	NAME	Х	Y	PAD#	NAME	Х	Υ
1	ROW53	-4958.45	-751.98	61	C2N	266.70	-771.93	116	ROW19	5285.18	-768.78
2	ROW54	-4882.15	-751.98	62	C2N	355.60	-771.93	117	ROW18	5285.18	-692.48
3	ROW55	-4805.85	-751.98	63	C2N	444.50	-771.93	118	ROW17	5285.18	-616.18
4	ROW56	-4729.55	-751.98	64	C2N	533.40	-771.93	119	ROW16	5285.18	-539.8
5	ROW57	-4653.25	-751.98	65	C2P	622.30	-771.93	120	ROW15	5285.18	-463.5
6	ROW58	-4576.95	-751.98	66	C2P	711.20	-771.93	121	ROW14	5285.18	-387.2
7	ROW59	-4500.65	-751.98	67	C2P	800.10	-771.93	122	ROW13	5285.18	-310.9
8	ROW60	-4424.35	-751.98	68	VSS	889.00	-771.93	123	ROW12	5285.18	-234.6
9	ROW61	-4348.05	-751.98	69	VSS	977.90	-771.93	124	ROW11	5285.18	-158.3
10	ROW62	-4271.75	-751.98	70	VFS	1066.80	-771.93	125	ROW10	5285.18	-82.08
11	ROW63	-4195.45	-751.98	71	VFS	1155.70	-771.93	126	ROW9	5285.18	-5.78
12	ICONS	-4119.15	-751.98	72	VDD	1244.60	-771.93	127	ROW8	5285.18	70.53
13	NC	-4000.50	-771.93	73	VDD	1333.50	-771.93	128	ROW7	5285.18	146.83
14	MSTAT	-3911.60	-771.93	74	VL2	1422.40	-771.93	129	ROW6	5285.18	223.1
15	M	-3822.70	-771.93	75	VL2	1511.30	-771.93	130	ROW5	5285.18	299.43
16	CL	-3733.80	-771.93	76	VL3	1600.20	-771.93	131	ROW4	5285.18	375.73
17	/DOF	-3644.90	-771.93	77	VL3	1689.10	-771.93	132	ROW3	5285.18	452.03
18	VSS	-3556.00	-771.93	78	VL3	1778.00	-771.93	133	ROW2	5285.18	528.33
19	/CS1	-3467 10	-771 93	79	VI 4	1866 90	<u>-771 93</u>	134	ROW1	5285 18	604.63
20	CS2	-3378.20	-771.93	80	VL4	1955.80	-771.93	135	ROW0	5285.18	680.9
21	VDD	-3289.30	-771.93	81	VL4	2044.70	-771.93	136	ICONS	5285.18	757.2
22	/RES	-3200.40	-771.93	82	VL5	2133.60	-771.93				
23	D/C	-3111.50	-771.93	83	VL5	2222.50	-771.93				
24	VSS	-3022.60	-771.93	84	VL6	2311.40	-771.93		V		
25	R/W	-2933.70	-771.93	85	VL6	2400.30	-771.93		Y	A	
26	E/RD	-2844.80	-771.93	86	VL6	2489.20	-771.93		•	Ī	
27	VDD	-2755 90	-771 93	87	VF	2578 10	-771 93	P	IN268	PIN	137
28	D 0	-2667.00	-771.93	88	VF	2667.00	-771.93				1 . x
29	D 1	-2578.10	-771.93	89	VDD	2755.90	-771.93		(0,0)		
30	D 2	-2489.20	-771.93	90	VDD	2844.80	-771.93	P	IN 1	PIN	115
31	D 3	-2400.30	-771.93	91	NC	2933.70	-771.93				
32	D 4	-2311.40	-771.93	92	NC	3022.60	-771.93				
33	D 5	-2222.50	-771.93	93	VDD	3111.50	-771.93	D: 0	10.077	W 1 010	
34	D 6	-2133.60	-771.93	94	M/S	3200.40	-771.93		ze: 10.977mi	m X 1.912m	m
35	D 7	-2044.70	-771.93	95	CLS	3289.30	-771.93	_	Height:		
36	VDD	-1955.80	-771.93	96	VSS	3378.20	-771.93	-	nominal: 18u	m	
37	VDD	-1866.90	-771.93	97	C68/80	3467.10	-771.93	-	tolerance:<4u	ım (within d	ie)
38	VDD	-1778.00	-771.93	98	P/S	3556.00	-771.93		<6u	ım (within w	afer)
39	VDD	-1689.10	-771.93	99	VDD	3644.90	-771.93		<8u	ım (within lo	ot)
40	VSS	-1600.20	-771.93	100	/HPM	3733.80	-771.93	Unit i	n um unless of		
41	VSS	-1511.30	-771.93	101	VSS	3822.70	-771.93	Cint ii	a um umess of	iner wise spe	ciffed.
42	VSS	-1422.40	-771.93	102	IRS	3911.60	-771.93				
43	VSS1	-1333.50	-771.93	103	VDD	4000.50	-771.93				
44	VSS1	-1244.60	-771.93	104	ROW31	4119.15	-751.98				
45	VSS1	-1155.70		105	ROW30	4195.45	-751.98				
46	VSS1	-1066.80	-771.93	106	ROW29	4271.75	-751.98				
47	VEE	-977.90	-771.93	107	ROW28	4348.05	-751.98				
48	VEE	-889.00	-771.93 -774.00	108	ROW27	4424.35	-751.98 -754.00				
49	VEE	-800.10	-771.93	109	ROW26	4500.65	-751.98				
50	VEE	-711.20	-771.93	110	ROW25	4576.95	-751.98				
51	C3N	-622.30	-771.93	111	ROW24	4653.25	-751.98				
52	C3N	-533.40	-771.93	112	ROW23	4729.55	-751.98				
53	C3N	-444.50	-771.93	113	ROW22	4805.85	-751.98				
54	C3N	-355.60	-771.93	114	ROW21	4882.15	-751.98				
55	C1P	-266.70	-771.93	115	ROW20	4958.45	-751.98				
56	C1P	-177 80	-771 93								
57	C1P	-88.90	-771.93								
58	C1N	0.00	-771.93								
59	C1N	88.90	-771.93								
60	C1N	177.80	-771.93								
	10.977mm	Χ	1.912mm								
mp Size:											
Pad #	X [um]	Y [um]	Pad #	X [um]	Y [um]	Pad #	X [um]	Y [um]	Pad #	X [um]	Y [um
1 - 12	43.5	101.6	116 - 136	101.6	43.5	137 - 268	43.5	101.6	269 - 289	101.6	43.5
13 - 103	61 7	61.7	Gold by	mp size tolera	nce: ±/_1 511	m					

PAD #	NAME	Х	Υ	PAD#	NAME	Х	Υ	PAD#	NAME	Х	Υ
137	SEG0	4997.65	751.98	203	SEG66	-38.15	751.98	269	ROW32	-5285.18	757.23
138	SEG1	4921.35	751.98	204	SEG67	-114.45	751.98	270	ROW33	-5285.18	680.93
139	SEG2	4845.05	751.98	205	SEG68	-190.75	751.98	271	ROW34	-5285.18	604.63
140 141	SEG3 SEG4	4768.75 4692.45	751.98 751.98	206 207	SEG69 SEG70	-267.05 -343.35	751.98 751.98	272 273	ROW35 ROW36	-5285.18 -5285.18	528.33 452.03
141	SEG4 SEG5	4692.45	751.98	207	SEG70	-343.35	751.98	274	ROW36	-5285.18	375.73
143	SEG6	4539.85	751.98	209	SEG72	-495.95	751.98	275	ROW38	-5285.18	299.43
144	SEG7	4463.55	751.98	210	SEG73	-572.25	751.98	276	ROW39	-5285.18	223.13
145	SEG8	4387.25	751.98	211	SEG74	-648.55	751.98	277	ROW40	-5285.18	146.83
146	SEG9	4310.95	751.98	212	SEG75	-724.85	751.98	278	ROW41	-5285.18	70.53
147	SEG10	4234.65	751.98	213	SEG76	-801.15	751.98	279	ROW42	-5285.18	-5.78
148 149	SEG11 SEG12	4158.35 4082.05	751.98 751.98	214 215	SEG77 SEG78	-877.45 -953.75	751.98 751.98	280 281	ROW43 ROW44	-5285.18 -5285.18	-82.08 -158.38
150	SEG12	4002.03	751.98	216	SEG79	-1030.05	751.98	282	ROW45	-5285.18	-234.68
151	SEG14	3929.45	751.98	217	SEG80	-1106.35	751.98	283	ROW46	-5285.18	-310.98
152	SEG15	3853.15	751.98	218	SEG81	-1182.65	751.98	284	ROW47	-5285.18	-387.28
153	SEG16	3776.85	751.98	219	SEG82	-1258.95	751.98	285	ROW48	-5285.18	-463.58
154	SEG17	3700.55	751.98	220	SEG83	-1335.25	751.98	286	ROW49	-5285.18	-539.88
155	SEG18	3624.25	751.98	221	SEG84	-1411.55	751.98	287	ROW50	-5285.18	-616.18
156 157	SEG19 SEG20	3547.95 3471.65	751.98 751.98	222 223	SEG85 SEG86	-1487.85 -1564.15	751.98 751.98	288 289	ROW51 ROW52	-5285.18 -5285.18	-692.48 -768.78
157	SEG20 SEG21	3395.35	751.98	223	SEG87	-1640.45	751.98	203	I NOWSZ	-0200.10	-100.10
159	SEG21	3319.05	751.98	225	SEG88	-1716.75	751.98				
160	SEG23	3242.75	751.98	226	SEG89	-1793.05	751.98				
161	SEG24	3166.45	751.98	227	SEG90	-1869.35	751.98				
162	SEG25	3090.15	751.98	228	SEG91	-1945.65	751.98				
163	SEG26	3013.85	751.98	229	SEG92	-2021.95	751.98				
164	SEG27 SEG28	2937.55	751.98 751.98	230 231	SEG93 SEG94	-2098.25 -2174.55	751.98				
165 166	SEG29	2861.25 2784.95	751.98	232	SEG95	-2174.55	751.98 751.98				
167	SEG30	2708.65	751.98	233	SEG96	-2327.15	751.98				
168	SEG31	2632.35	751.98	234	SEG97	-2403.45	751.98				
169	SEG32	2556.05	751.98	235	SEG98	-2479.75	751.98				
170	SEG33	2479.75	751.98	236	SEG99	-2556.05	751.98				
171	SEG34	2403.45	751.98	237	SEG100	-2632.35	751.98				
172 173	SEG35 SEG36	2327.15 2250.85	751.98 751.98	238 239	SEG101 SEG102	-2708.65 -2784.95	751.98 751.98				
173	SEG37	2174.55	751.98	240	SEG102	-2861.25	751.98				
175	SEG38	2098.25	751.98	241	SEG104	-2937.55	751.98				
176	SEG39	2021.95	751.98	242	SEG105	-3013.85	751.98				
177	SEG40	1945.65	751.98	243	SEG106	-3090.15	751.98				
178	SEG41	1869.35	751.98	244	SEG107	-3166.45	751.98				
179	SEG42	1793.05	751.98	245	SEG108	-3242.75	751.98				
180 181	SEG43 SEG44	1716.75 1640.45	751.98 751.98	246 247	SEG109 SEG110	-3319.05 -3395.35	751.98 751.98				
182	SEG44 SEG45	1564.15	751.98	248	SEG110	-3471.65	751.98				
183	SEG46	1487.85	751.98	249	SEG112	-3547.95	751.98				
184	SEG47	1411.55	751.98	250	SEG113	-3624.25	751.98				
185	SEG48	1335.25	751.98	251	SEG114	-3700.55	751.98				
186	SEG49	1258.95	751.98	252	SEG115	-3776.85	751.98				
187	SEG50	1182.65	751.98	253	SEG116	-3853.15	751.98				
188 189	SEG51 SEG52	1106.35 1030.05	751.98 751.98	254 255	SEG117 SEG118	-3929.45 -4005.75	751.98 751.98				
190	SEG52 SEG53	953.75	751.98	256	SEG119	-4005.75	751.98				
191	SEG54	877.45	751.98	257	SEG120	-4158.35	751.98				
192	SEG55	801.15	751.98	258	SEG121	-4234.65	751.98				
193	SEG56	724.85	751.98	259	SEG122	-4310.95	751.98				
194	SEG57	648.55	751.98	260	SEG123	-4387.25	751.98				
195	SEG58	572.25	751.98	261	SEG124	-4463.55 4530.85	751.98 751.09				
196 197	SEG59 SEG60	495.95 419.65	751.98 751.98	262 263	SEG125 SEG126	-4539.85 -4616.15	751.98 751.98				
197	SEG60 SEG61	343.35	751.98	264	SEG126 SEG127	-4616.15 -4692.45	751.98				
199	SEG62	267.05	751.98	265	SEG128	-4768.75	751.98				
200	SEG63	190.75	751.98	266	SEG129	-4845.05	751.98				
201	SEG64	114.45	751.98	267	SEG130	-4921.35	751.98				
202	SEG65	38.15	751.98	268	SEG131	-4997.65	751.98				
			·								

PIN DESCRIPTIONS

MSTAT

This pin is the static indicator driving output. It is only active in master operation. The frame signal output pin, M, should be used as the back plane signal for the static indicator.

The duration of overlapping could be programmable. See Extended Command Table for details.

This pin becomes high impedance if the chip is operating in slave mode.

M

This pin is the frame signal input/output. In master mode, the pin supplies frame signal to slave devices while in slave mode, the pin receives frame signal from the master device.

CL

This pin is the display clock input/output. In master mode with internal oscillator enabled (CLS pin pulled high), this pin supplies display clock signal to slave devices.

In slave mode or when internal oscillator is disabled, the pin receives display clock signal from the master device or external clock source.

DOF

This pin is display blanking control between master and slave devices. In master mode, this pin supplies on/off signal to slave devices. In slave mode, this pin receives on/off signal from the master device.

CS1, CS2

These pins are the chip select inputs. The chip is enabled for MCU communication only when both CS1 is pulled low and CS2 is pulled high.

RES

This pin is reset signal input. Initialization of the chip is started once this pin is pulled low. Minimum pulse width for completing the reset procedure is 1us.

D/\overline{C}

This pin is Data/Command control pin. When the pin is pulled high, the data at D_7 - D_0 is treated as display data. When the pin is pulled low, the data at D_7 - D_0 will be transferred to the command register. Details relationship with other MCU interface signals, please refer to the Timing Characteristics Diagrams.

R/W(WR)

This pin is MCU interface input. When interfacing to an 6800-series microprocessor, this pin will be used as Read/Write (R/W) selection input. Read mode will be carried out when this pin is pulled high and write mode when low.

When interfacing to an 8080-microprocessor, this pin will be the Write (WR) input. Data write operation is initiated when this pin is pulled low when the chip is selected.

$E(\overline{RD})$

This pin is MCU interface input. When interfacing to an 6800-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high when the chip is selected.

When connecting to an 8080-microprocessor, this pin receives the Read (RD) signal. Data read operation is initiated when this pin is pulled low when the chip is selected.

D_7-D_0

These pins are the 8-bit bi-directional data bus to be connected to the MCU in parallel interface mode. D_7 is the MSB while D_0 is the LSB.

When serial mode is selected, D_7 is the serial data input (SDA) and D_6 is the serial clock input (SCK).

V_{DD}

Chip's Power Supply pin. This is also the reference for the DC-DC Converter output and LCD driving voltages.

VSS

Ground. A reference for the logic pins.

V_{SS1}

Input for internal DC-DC converter. The voltage of generated, $V_{\text{EE}},$ equals to the multiple factor times the potential different between this pin, $V_{\text{SS1}},$ and $V_{\text{DD}}.$ The multiple factor, 2X, 3X or 4X, is selected by different connections of the external capacitors. All voltage levels are referenced to V_{DD} .

Note: the potential at this input pin must lower than or equal to $\ensuremath{V_{SS}}.$

V_{EE}

This is the most negative voltage supply pin of the chip. It can be supplied externally or generated by the internal DC-DC converter, by turning on the **internal voltage booster** option in the **Set Power Control Register** command.

When using internal DC-DC converter as generator, voltage at this pin is for internal reference only. It CANNOT be used for driving external circuitries.

C_{3N} , C_{1P} , C_{1N} , C_{2N} and C_{2P}

When internal DC-DC voltage converter is used, external capacitor(s) is/are connected between these pins. Different connection will result in different DC-DC converter multiple factor, 2X, 3X or 4X. Detail connections please refer to voltage converter section in the functional block description.

VE

This is an input pin to provide an external voltage reference for the internal voltage regulator. The function of this pin is only enabled for the External Input chip models which are required special ordering. For normal chip model, please leave this pin **NC (No connection)**.

SOLOMON Rev 3.1 SSD181X Series

V_{L2} , V_{L3} , V_{L4} and V_{L5}

These are the LCD driving voltage levels. All these levels are referenced to $V_{\rm DD}$.

They can be supplied externally or generated by the internal bias divider, by turning on the **output op-amp buffers** option in the **Set Power Control Register** command.

The potential relation of these pins are given as:

$$\begin{array}{l} \text{V}_{\text{DD}} > \text{V}_{\text{L2}} > \text{V}_{\text{L3}} > \text{V}_{\text{L4}} > \text{V}_{\text{L5}} > \text{V}_{\text{L6}} \\ \text{and with bias factor, a,} \\ \text{V}_{\text{L2}} - \text{V}_{\text{DD}} = 1/a * (\text{V}_{\text{L6}} - \text{V}_{\text{DD}}) \\ \text{V}_{\text{L3}} - \text{V}_{\text{DD}} = 2/a * (\text{V}_{\text{L6}} - \text{V}_{\text{DD}}) \\ \text{V}_{\text{L4}} - \text{V}_{\text{DD}} = (a\text{-}2)/a * (\text{V}_{\text{L6}} - \text{V}_{\text{DD}}) \\ \text{V}_{\text{L5}} - \text{V}_{\text{DD}} = (a\text{-}1)/a * (\text{V}_{\text{L6}} - \text{V}_{\text{DD}}) \end{array}$$

V_{L6}

This pin is the most negative LCD driving voltage. It can be supplied externally or generated by turning on the **internal regulator** option in the **Set Power Control Register** command.

٧_F

This pin is the input of the built-in voltage regulator for generating $\ensuremath{\text{V}}_{\text{L6}}.$

When external resistor network is selected (IRS pulled low) to generate the LCD driving level, V_{L6} , two external resistors, R_1 and R_2 , should be connected between V_{DD} and V_F , and V_F and V_{L6} , respectively (see application circuit diagrams).

M/S

This pin is the master/slave mode selection input. When this pin is pulled high, master mode is selected, which CL, M, MSTAT and DOF signals will be output for slave devices.

When this pin is pulled low, slave mode is selected, which CL, M, DOF are required to be input from master device and MSTAT is high impedance.

CLS

This pin is the internal clock enable pin. When this pin is pulled high, internal clock is enabled.

The internal clock will be disabled when it is pulled low, an external clock source must be input to CL pin for normal operation.

C68/80

This pin is MCU parallel interface selection input. When the pin is pulled high, 6800 series interface is selected and when the pin is pulled low, 8080 series interface is selected.

If Serial Interface is selected (P/S pulled low), the setting of this pin is ignored, but must be connected to a known logic (either high or low).

P/S

This pin is serial/parallel interface selection input. When this pin is pulled high, parallel interface mode is selected. When it is pulled low, serial interface will be selected.

Note1: For serial mode, D0, D1, D2, D3, D4, D5, R/W/(WR), E/(RD) is recommended to be connected to Vss.

Note2: Read Back operation is only available in parallel mode.

HPM

This pin is the control input of High Power Current Mode. The function of this pin is only enabled for High Power model which required special ordering.

For normal models, High Power Mode is disabled and the LCD driving characteristics are the same no matter this pin is pulled High or Low.

Note: This pin must be pulled to either High or Low. Leaving this pin floating is prohibited.

IRS

This is the input pin to enable the internal resistors network for the voltage regulator. When this pin is pulled high, the internal feedback resistors of the internal regulator for generating V_{L6} will be enabled.

When it is pulled low, external resistors, R_1 and R_2 , should be connected to V_{DD} and V_F , and V_F and V_{L6} , respectively (see application circuit diagrams).

ROW0 - ROW63

These pins provide the Common driving signals to the LCD panel. See Table 3 on page 10 for the COM signal mapping in different SSD181X members.

SEG0 - SEG131

These pins provide the LCD segment driving signals. The output voltage level of these pins is V_{DD} during sleep mode and standby mode.

ICONS

There are two ICONS pins (pin12 and 136) on the chip. Both pins output exactly the same signal. The reason for duplicating the pin is to enhance the flexibility of the LCD layout.

NC

These are the No Connection pins. Nothing should be connected to these pins, nor they are connected together. These pins should be left open individually.

Table 3 ROW pin assignments for COM signals for SSD181X members.

Die Pad Name	SSD1811	SSD1812	SSD1813	SSD1815
ROW0	COM0	COM0	COM0	COM0
ROW1	COM1	COM1	COM1	COM1
ROW2	COM2	COM2	COM2	COM2
ROW3	COM3	COM3	COM3	COM3
ROW4	COM4	COM4	COM4	COM4
ROW5	COM5	COM5	COM5	COM5
ROW6	COM6	COM6	COM6	COM6
ROW7	COM7	COM7	COM7	COM7
ROW8	COM8	COM8	COM8	COM8
ROW9	COM9	COM9	COM9	COM9
ROW10	COM10	COM10	COM10	COM10
ROW11	COM11	COM11	COM11	COM11
ROW12	COM12	COM12	COM12	COM12
ROW13	COM13	COM13	COM13	COM13
ROW14	COM14	COM14	COM14	COM14
ROW15	COM15	COM15	COM15	COM15
ROW16	COM16	COM16	NC	COM16
ROW17	COM17	COM17	NC	COM17
ROW18	COM18	COM18	NC	COM18
ROW19	COM19	COM19	NC	COM19
ROW20	COM20	COM20	NC	COM20
ROW21	COM21	COM21	NC	COM21
ROW22	COM22	COM22	NC	COM22
ROW23	COM23	COM23	NC	COM23
ROW24	NC	COM24	NC	COM24
ROW25	NC	COM25	NC	COM25
ROW26	NC	COM26	NC	COM26
ROW27	NC	NC	NC	COM27
ROW28	NC	NC	NC	COM28
ROW29	NC	NC	NC	COM29
ROW30	NC	NC	NC	COM30
ROW31	NC	NC	NC	COM31
ROW32	COM24	COM27	COM16	COM32
ROW33	COM25	COM28	COM17	COM33
ROW34	COM26	COM29	COM18	COM34
ROW35	COM27	COM30	COM19	COM35
ROW36	COM28	COM31	COM20	COM36
ROW37	COM29	COM32	COM21	COM37
ROW38	COM30	COM33	COM22	COM38
ROW39	COM31	COM34	COM23	COM39
ROW40	COM32	COM35	COM24	COM40
ROW41	COM33	COM36	COM25	COM41
ROW42	COM34	COM37	COM26	COM42
ROW43	COM35	COM38	COM27	COM43
ROW44	COM36	COM39	COM28	COM44
ROW45	COM37	COM40	COM29	COM45
ROW46	COM38	COM41	COM30	COM46
ROW47	COM39	COM42	COM31	COM47
ROW48	COM40	COM43	NC NO	COM48
ROW49	COM41	COM44	NC	COM49
ROW50	COM42	COM45	NC	COM50
ROW51	COM43	COM46	NC NO	COM51
ROW52	COM44	COM47	NC	COM52
ROW53	COM45	COM48	NC	COM53
ROW54	COM46	COM49	NC	COM54
ROW55	COM47	COM50	NC	COM55
ROW56	NC	COM51	NC	COM56
ROW57	NC	COM52	NC	COM57
ROW58	NC	COM53	NC	COM58
ROW59	NC	NC	NC	COM59
ROW60	NC	NC	NC	COM60
ROW61	NC	NC	NC	COM61
ROW62	NC	NC	NC	COM62
ROW63	NC	NC	NC	COM63

FUNCTIONAL BLOCK DESCRIPTIONS

Command Decoder and Command Interface

This module determines whether the input data is interpreted as data or command. Data is directed to this module based upon the input of the D/\overline{C} pin.

If D/\overline{C} pin is high, data is written to Graphic Display Data RAM (GDDRAM). If it low, the input at D_7 - D_0 is interpreted as a Command and it will be decoded and be written to the corresponding command register.

MPU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D₇-D₀), R/W(WR), D/C, E(RD), CS1 and CS2. R/W(WR) input high indicates a read operation from the Graphic Display Data RAM (GDDRAM) or the status register. R/W(WR) input Low indicates a write operation to Display Data RAM or Internal Command Registers depending on the status of D/C input. The E(RD) input serves as data latch signal (clock) when high provided that CS1 and CS2 are low and high respectively. Refer to Figure 11 on page 27 for Parallel Interface Timing Diagram of 6800-series microprocessors.

In order to match the operating frequency of the GDDRAM with that of the MCU, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 3.

MPU Parallel 8080-series interface

The parallel interface consists of 8 bi-directional data pins (D₇-D₀), E(RD), R/W(WR), D/C, CS1 and CS2. E(RD) input serves as data read latch signal (clock) when low provided that CS1 and CS2 are low and high respectively. Whether it is display data or status register read is controlled by D/C. R/W(WR) input serves as data write latch signal(clock) when high provided that CS1 and CS2 are low and high respectively. Whether it is display data or command register write is controlled by D/C. Refer to Figure 12 on page 28 for Parallel Interface Timing Diagram of 8080-series microprocessor.

Similar to 6800-series interface, a dummy read is also required before the first actual display data read.

MPU Serial interface

The serial inte<u>rface consists</u> of serial clock SCK (D_6), serial data SDA (D_7), D/C, CS1 and CS2. SDA is shifted into a 8-bit shift register on every rising edge of SCK in the order of D_7 , D_6 ,... D_0 . D/C is sampled on every eighth clock to determine whether the data byte in the shift register is written to the Display Data RAM or command register at the same clock.




Figure 3 Display Data Read Back Procedure - Insertion of Dummy Read

Oscillator Circuit

This module is an On-Chip low power RC oscillator circuitry (Figure 4). The oscillator generates the clock for the DC-DC voltage converter. This clock is also used in the Display Timing Generator.




Figure 4 Oscillator Circuitry

LCD Driving Voltage Generator and Regulator

This module generates the LCD voltage required for display driving output. With reference to $V_{\rm DD}$, it takes a single supply input, $V_{\rm SS}$, and generate necessary voltage levels. This block consists of:

1. 2X, 3X and 4X DC-DC voltage converter

The built-in DC-DC voltage converter is used to generate the large negative voltage supply with reference to VDD from the voltage input (VSS1). For every SSD181X member, it is possible to produce 2X, 3X or 4X boosting from the potential different between V_{SS1} - V_{DD} .

Detail configurations of the DC-DC converter for different boosting multiples are given in Figure 5.

2. Voltage Regulator (Voltages referenced to V_{DD})

The feedback gain control for LCD driving contrast curves can be selected by IRS pin to either internal (IRS pin = H) or external (IRS pin = L).

If internal resistor network is enabled, eight settings can be selected through software command.

If external control is selected, external resistors are required to be connected between V_{DD} and V_{F} (R1), and between V_{F} and V_{L6} (R2). See application circuit diagrams for detail connections.





Figure 5 DC-DC Converter Configurations

3. Contrast Control (Voltages referenced to V_{DD})

Software control of the 64 contrast voltage levels at each voltage regulator feedback gain. The equation of calculating the LCD driving voltage is given as:






Figure 6 Voltage Regulator Output for Different Gain/Contrast Settings

4. Bias Divider

If the output op-amp buffer option in Set Power Control Register command is enabled, this circuit block will divide the regulator output (V_{L6}) to give the LCD driving levels (V_{L2} - V_{L5}).

A low power consumption circuit design in this bias divider saves most of the display current comparing to traditional design.

Stablizing Capacitors (0.1~0.47uF) are required to be connected between these voltage level pins (V_{L2} - V_{L5}) and V_{DD} . If the LCD panel loading is heavy, four additional resistors are suggested to add to the application circuit as follows:




Figure 7 Connections for heavy loading applications

5. Bias Ratio Selection circuitry

Except SSD1813, every member of SSD181X can be software selected one of the bias ratios from 1/4, 1/5, 1/6, 1/7, 1/8 (1/8.4 for SSD1812) and 1/9.

Since there will be slightly different in command pattern for different members, please refer to Command Descriptions section of this data sheet.

6. Self adjust temperature compensation circuitry

This block provides 4 different compensation settings to satisfy various liquid crystal temperature grades by software control. Default temperature coefficient (TC) setting is TC0.

Graphic Display Data RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is $132 \times 65 = 8580$ bits. Figure 8 on page 15 is a description of the GDDRAM address map.

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.

For vertical scrolling of the display, an internal register storing display start line can be set to control the portion of the RAM data to be mapped to the display. Figure 8 on page 15 shows the case in which the display start line register is set to 38h.

For those GDDRAM out of the display common range, they could still be accessed, for either preparation of vertical scrolling data or even for the system usage.

Reset Circuit

This block includes Power On Reset circuitry and the hardware reset pin, RES. Both of these having the same reset function. Once RES receives a negative reset pulse, all internal circuitry will start to initialize. Minimum pulse width for completing the reset sequence is 1us. Status of the chip after reset is given by:

- · Display is turned OFF
- · Default Display Display Mode
 - SSD1811: 132 x 48 + 1 Icon Line
 - SSD1812: 132 x 54 + 1 Icon Line
 - SSD1813: 132 x 32 + 1 Icon Line
 SSD1815: 132 x 64 + 1 Icon Line
- Normal segment and display data column address mapping (Seg0 mapped to Row address 00h)
- · Read-modify-write mode is OFF
- Power control register is set to 000b
- · Shift register data clear in serial interface
- Bias ratio is set to default
 - SSD1811: 1/8
 - SSD1812: 1/8.4
 - SSD1813: 1/6
 - SSD1815: 1/9
- · Static indicator is turned OFF
- Display start line is set to GDDRAM column 0
- · Column address counter is set to 00h
- Page address is set to 0
- Normal scan direction of the COM outputs
- Contrast control register is set to 20h
- · Test mode is turned OFF
- Temperature Coefficient is set to TC0

Note: Please find more explanation in the Applications Note attached at the back of the specification.

Display Data Latch

This block is a series of latches carrying the display signal information. These latches hold the data, which will be fed to the HV Buffer Cell and Level Selector to output the required voltage level.

The numbers of latches of different members are given by:

• SSD1811: 132 + 49 = 181

• SSD1812: 132 + 55 = 187

• SSD1813: 132 + 33 = 165

• SSD1815: 132 + 65 = 197

HV Buffer Cell (Level Shifter)

HV Buffer Cell work as a level shifter which translates the low voltage output signal to the required driving voltage. The output is shifted out with an internal FRM clock which comes from the Display Timing Generator. The voltage levels are given by the level selector which is synchronized with the internal M signal.

Level Selector

Level Selector is a control of the display synchronization. Display voltage levels can be separated into two sets and used with different cycles. Synchronization is important since it selects the required LCD voltage level to the HV Buffer Cell, which in turn outputs the COM or SEG LCD waveform.

LCD Panel Driving Waveform

Figure 9 on page 16 is an example of how the Common and Segment drivers may be connected to a LCD panel. The waveforms provided illustrates the desired multiplex scheme.

14

SOLOMON Rev 3.1 SSD181X Series

RAM	RAM	Normal	00h	01h	02h	03h	•••••	80h	81h	82h	83h		Normal	Domonnod	Normal	Remapped	Normal	Domonnod	Normal	Domonnod
Row	Column	Remapped	83h	82h	81h	80h	•••••	03h	02h	01h	00h		Normal	Remapped	Normal	Кеттаррец	Normal	Remapped	Normal	Remapped
					_	_														
00h		D0 (LSB)					•••••						8	39	8	45	8	23	8	55
01h		<u>D1</u>											9	38	9	44	9	22	9	54
02h	 	D2											10	37	10	43	10	21	10	53
03h	Page 0	D3					•••••						11	36	11	42	11	20	11	52
04h	 	<u>D4</u> D5					•••••						12 13	35 34	12 13	41 40	12 13	19	12 13	51 50
<u>05h</u> 06h		D6					•••••						14	33	14	39	14	18 17	14	49
07h	 	D7 (MSB)					•••••						15	32	15	38	15	16	15	48
08h		D0 (LSB)					•••••						16	31	16	37	16	15	16	47
09h		D1											17	30	17	36	17	14	17	46
0Ah		D2					•••••						18	29	18	35	18	13	18	45
0Bh		D3					•••••						19	28	19	34	19	12	19	44
0Ch	Page 1	D4					•••••						20	27	20	33	20	11	20	43
0Dh		D5					•••••						21	26	21	32	21	10	21	42
0Eh		D6					• • • • • •						22	25	22	31	22	9	22	41
0Fh		D7 (MSB)					•••••						23	24	23	30	23	8	23	40
10h		D0 (LSB)					•••••						24	23	24	29	24	7	24	39
11h		D1					•••••						25	22	25	28	25	6	25	38
12h	l .	D2					•••••						26	21	26	27	26	5	26	37
13h	Page 2	D3					•••••						27	20	27	26	27	4	27	36
14h	1 age 2	D4					•••••						28	19	28	25	28	3	28	35
15h		D5					•••••						29	18	29	24	29	2	29	34
16h		D6					•••••						30	17	30	23	30	1	30	33
17h		D7 (MSB)					•••••						31	16	31	22	31	0	31	32
18h		D0 (LSB)					•••••						32	15	32	21	X	X	32	31
19h		<u>D1</u>		_			•••••						33	14	33	20	X	X	33	30
1Ah		D2					•••••						34	13	34	19	X	X	34	29
_1Bh	Page 3	<u>D3</u>					•••••						35	12	35	18	X	X	35	28
1Ch	· •	D4					•••••						36	11	36	17	X	X	36	27
<u>1Dh</u> 1Eh	•	<u>D5</u> D6					•••••						37 38	10 9	37 38	16 15	X	X	37 38	26 25
1Fh	 	D7 (MSB)	-				•••••						39	8	39	14	X	X	39	24
20h		D0 (LSB)					•••••						40	7	40	13	X	X	40	23
21h	 	D0 (ESB)					•••••						41	6	41	12	X	X	41	22
22h		D2											42	5	42	11	X	X	42	21
23h		D3					•••••						43	4	43	10	X	X	43	20
24h	Page 4	D4					•••••						44	3	44	9	Х	X	44	19
25h		D5					• • • • • •						45	2	45	8	Х	Χ	45	18
26h		D6					•••••						46	1	46	7	Χ	Χ	46	17
27h		D7 (MSB)					•••••						47	0	47	6	Х	Χ	47	16
28h		D0 (LSB)					•••••						X	X	48	5	Χ	X	48	15
29h	[D1					•••••						Х	Х	49	4	Х	Χ	49	14
_2Ah		D2					•••••						X	Х	50	3	X	X	50	13
2Bh	Page 5	D3		Ь	ļ		•••••						Χ	Х	51	2	Χ	Χ	51	12
2Ch		D4		Ь	ļ		•••••						Χ	Х	52	1	Х	Х	52	11
2Dh		D5		<u> </u>	<u> </u>	<u> </u>	•••••			\vdash			Х	Х	53	0	Х	Х	53	10
2Eh		D6		—			•••••					_	X	Х	Х	Х	Х	Х	54	9
_2Fh		D7 (MSB)		\vdash			•••••						X	X	X	X	X	X	55	8
30h		D0 (LSB)		<u> </u>	.	<u> </u>	•••••						X	X	X	X	X	X	56	7
31h		<u>D1</u>		<u> </u>	 	 	•••••			\vdash			X	X	X	X	X	X	57	6
32h	 	D2			 	 				\vdash		-	X	X	X	X	X	X	58	5
33h	Page 6	D3			 	 				\vdash		-	X	X	X	X	X	X	59	4
34h	 	D4			 		•••••						X	X	X	X	X	X	60	3 2
35h 36h	 	<u>D5</u> D6			 		•••••						X	X	X	X	X	X	61 62	1
		D7 (MSB)			 	 	• • • • • •					l	X	X	X	X	X	X	63	0
3711 		D7 (IVISB)					•••••						0	47	0	53	0	31	0	63
- COII	. L	בס (בסט)										_	J	71				Ji	J	00

Figure 8 Graphic Display Data RAM (GDDRAM) Address Map with Display Start Line set to 38h.




Figure 9 LCD Driving Waveform for Displaying "0"

COMMAND TABLE

Table 4 Write Command Table (D/ \overline{C} =0, R/ \overline{W} (\overline{WR})=0, E(\overline{RD})=1)

bits. The lower nibble of column address register is reset to 0000b after POR Set the higher nibble of the column address register is reset to 0000b after POR. 00100X ₂ X ₁ X ₀ Set Internal Regulator Resistor Ratio 0100X ₂ X ₁ X ₀ Set Internal Regulator Resistor Ratio Feedback gain of the internal regulator generating V _{is} increases as X ₂ X ₁ X ₀ increased from 000b to 111b. After POR, X ₂ X ₁ X ₀ = 1000b. 90101X ₂ X ₁ X ₂ X ₃ Set Power Control Register X ₂ -0. turns of the output op-amp buffer (POR) X ₂ -1: turns on the output op-amp buffer (POR) X ₂ -1: turns on the internal regulator (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: column address on the internal voltage booster (POR) X ₂ -1: column address on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1: turns on the internal voltage booster (POR) X ₂ -1:	Bit Pattern	Command	Description
bits. The higher nibble of column address is reset to 0000b after POR.	0000X ₃ X ₂ X ₁ X ₀	Set Lower Column Address	Set the lower nibble of the column address register using $X_3X_2X_1X_0$ as data bits. The lower nibble of column address register is reset to 0000b after POR.
Increased from 000b. bit 1hb. After POR, X ₂ X,X ₃ = 100b.	0001X ₃ X ₂ X ₁ X ₀	Set Higher Column Address	
X ₃ =1: turns on the output op-amp buffer X ₁ =0: turns of the internal regulator (POR) X ₁ =1: turns on the internal regulator (POR) X ₂ =1: turns on the internal regulator (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: column address as the internal voltage booster (POR) X ₂ =1: column address of the internal voltage booster (POR) X ₂ =1: column address of the internal voltage booster (POR) X ₂ =1: turns on the internal voltage booster (POR) X ₂ =1: alternate bias SSD1811: 1/8 SSD1813: 1/6 SSD1813	00100X ₂ X ₁ X ₀	Set Internal Regulator Resistor Ratio	increased from 000b to 111b.
Display start line register is reset to 000000 after POR. 10000001 ***XsX4X3X2X1X0 Set Contrast Control Register Select contrast level from 64 contrast steps. Contrast increases (V _{1.6} decreases) as XsX4X3X2X1X0 1010000X0 Set Segment Re-map X ₉ =0: column address 00h is mapped to SEG0 (POR) X ₀ =1: column address 83h is mapped to SEG0 (POR) X ₀ =1: column address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: solumn address 83h is mapped to SEG0 (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns on Lobal solumn address (POR) X ₀ =1: turns o	00101X ₂ X ₁ X ₀	Set Power Control Register	X_0 =1: turns on the output op-amp buffer X_1 =0: turns off the internal regulator (POR) X_1 =1: turns on the internal regulator X_2 =0: turns off the internal voltage booster (POR)
decreases) as X ₂ X ₄ X ₃ X ₂ X ₄ X ₀ is increased from 000000b to 1111111. X ₅ X ₄ X ₃ X ₂ X ₄ X ₀ = 100000b after POR	$01X_5X_4X_3X_2X_1X_0$	Set Display Start Line	
X0=1: column address 88h is mapped to SEG0 Refer to Figure 8 on page 15 for example.	10000001 * * X ₅ X ₄ X ₃ X ₂ X ₁ X ₀	Set Contrast Control Register	decreases) as $X_5X_4X_3X_2X_1X_0$ is increased from 000000b to 1111111b.
SSD1811: 1/8 SSD1812: 1/8.4 SSD1813: 1/6 SSD1815: 1/9 X ₀ =1: alternate bias SSD1812: 1/6 SSD1812: 1/6 SSD1813: 1/6 SSD1812: 1/6 SSD1813: 1/6 SSD1813: 1/7 SSD1813: 1/6 SSD1813: 1/7 SSD1813: 1/7 SSD1813: 1/7 SSD1813: 1/7 SSD1813: 1/6 SSD1812: 1/6 SSD1813: 1/6 SSD1812: 1/6 SSD1813: 1/6 SSD1813: 1/6 SSD1813: 1/6 SSD1812: 1/6 SSD1813: 1/6 SSD1812: 1/6 SSD1813: 1/6 SSD1812: 1/6 SSD1812: 1/6 SSD1813: 1/6 SSD1813: 1/6 SSD1813: 1/6 SSD1812: 1/6 SSD181	1010000X ₀	Set Segment Re-map	X ₀ =1: column address 83h is mapped to SEG0
X ₀ =1: entire display on X ₀ =0: normal display (POR) X ₀ =1: reverse display 1010111X ₀ Set Display On/Off X ₀ =0: turns off LCD panel (POR) X ₀ =1: turns on LCD panel 1011X ₃ X ₂ X ₁ X ₀ Set Page Address Set GDDRAM Page Address (0-8) for read/write using X ₃ X ₂ X ₁ X ₀ 1100X ₃ *** Set COM Output Scan Direction X ₃ =0: normal mode (POR) X ₃ =1: remapped mode, COM0 to COM[N-1] becomes COM[N-1] to COM0 when Multiplex ratio is equal to N. See Figure 8 on page 15 for detail mapping. 11100000 Set Read-Modify-Write Mode Read-Modify-Write mode will be entered in which the column address will not be increased during display data read. After POR, Read-modify-write mode is turned OFF.	1010001X ₀	Set LCD Bias	 SSD1811: 1/8 SSD1812: 1/8.4 SSD1813: 1/6 SSD1815: 1/9 X₀=1: alternate bias SSD1811: 1/6 SSD1812: 1/6 SSD1813: 1/5 SSD1815: 1/7 For other bias ratio settings, see "Set 1/4 Bias Ratio" and "Set Bias Ratio" in
X ₀ =1: reverse display 1010111X ₀ Set Display On/Off X ₀ =0: turns off LCD panel (POR) X ₀ =1: turns on LCD panel 1011X ₃ X ₂ X ₁ X ₀ Set Page Address Set GDDRAM Page Address (0-8) for read/write using X ₃ X ₂ X ₁ X ₀ 1100X ₃ *** Set COM Output Scan Direction X ₃ =0: normal mode (POR) X ₃ =1: remapped mode, COM0 to COM[N-1] becomes COM[N-1] to COM0 when Multiplex ratio is equal to N. See Figure 8 on page 15 for detail mapping. 11100000 Set Read-Modify-Write Mode Read-Modify-Write mode will be entered in which the column address will not be increased during display data read. After POR, Read-modify-write mode is turned OFF.	1010010X ₀	Set Entire Display On/Off	
X ₀ =1: turns on LCD panel 1011X ₃ X ₂ X ₁ X ₀ Set Page Address Set GDDRAM Page Address (0-8) for read/write using X ₃ X ₂ X ₁ X ₀ 1100X ₃ *** Set COM Output Scan Direction X ₃ =0: normal mode (POR) X ₃ =1: remapped mode, COM0 to COM[N-1] becomes COM[N-1] to COM0 when Multiplex ratio is equal to N. See Figure 8 on page 15 for detail mapping. 11100000 Set Read-Modify-Write Mode Read-Modify-Write mode will be entered in which the column address will not be increased during display data read. After POR, Read-modify-write mode is turned OFF.	1010011X ₀	Set Normal/Reverse Display	
Set COM Output Scan Direction X ₃ =0: normal mode (POR) X ₃ =1: remapped mode, COM0 to COM[N-1] becomes COM[N-1] to COM0 when Multiplex ratio is equal to N. See Figure 8 on page 15 for detail mapping. Set Read-Modify-Write Mode Read-Modify-Write mode will be entered in which the column address will not be increased during display data read. After POR, Read-modify-write mode is turned OFF.	1010111X ₀	Set Display On/Off	
X ₃ =1: remapped mode, COM0 to COM[N-1] becomes COM[N-1] to COM0 when Multiplex ratio is equal to N. See Figure 8 on page 15 for detail mapping. 11100000 Set Read-Modify-Write Mode Read-Modify-Write mode will be entered in which the column address will not be increased during display data read. After POR, Read-modify-write mode is turned OFF.	1011X ₃ X ₂ X ₁ X ₀	Set Page Address	Set GDDRAM Page Address (0-8) for read/write using $X_3 X_2 X_1 X_0$
be increased during display data read. After POR, Read-modify-write mode is turned OFF.	1100X ₃ ***	Set COM Output Scan Direction	X ₃ =1: remapped mode, COM0 to COM[N-1] becomes COM[N-1] to COM0 when Multiplex ratio is equal to N.
11100010 Software Reset Initialize internal status registers.	11100000	Set Read-Modify-Write Mode	Read-Modify-Write mode will be entered in which the column address will not be increased during display data read. After POR, Read-modify-write mode is turned OFF.
	11100010	Software Reset	Initialize internal status registers.

Table 4 Write Command Table (D/ \overline{C} =0, R/ \overline{W} (\overline{WR})=0, E(\overline{RD})=1)

11101110	Set End of Read-Modify-Write Mode	Exit Read-Modify-Write mode. RAM Column address before entering the mode will be restored. After POR, Read-modify-write mode is OFF.
1010110X ₀	Set Indicator On/Off	$X_0 = 0$: indicator off (POR, second command byte is not required) $X_0 = 1$: indicator on (second command byte required)
***** X ₁ X ₀	Indicator Display Mode, This second byte command is required ONLY when "Set Indicator On" command is sent.	X_1X_0 = 00: indicator off X_1X_0 = 01: indicator on and blinking at ~1 second interval X_1X_0 = 10: indicator on and blinking at ~1/2 second interval X_1X_0 = 11: indicator on constantly
11100011	NOP	Command result in No Operation
11110000	Test Mode Reset	Reserved for IC testing. Do NOT use.
1111 * * * *	Set Test Mode	Reserved for IC testing. Do NOT use.
*****	Set Power Save Mode (Standby or Sleep)	Standby or sleep mode will be entered using compound commands. Issue compound commands "Set Display Off" followed by "Set Entire Display On".

Table 5 Extended Command Table

Bit Pattern	Command	Description							
10101000 00X ₅ X ₄ X ₃ X ₂ X ₁ X ₀	Set Multiplex Ratio	To select multiplex ratio N from 2 to the maximum multiplex ratio (POR value for each member (including icon line). Max. mux ratio: SSD1811: 49							
10101001 X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀	Set Bias Ratio (X ₁ X ₀)	$X_1X_0 = 00 01 10 11$ SSD1811: 1/8 or 1/6 (POR) 1/6 or 1/5 1/9 or 1/7 Prohibited SSD1812: 1/8 or 1/6 (POR) 1/6 or 1/5 1/9 or 1/7 Prohibited SSD1813: Prohibited Prohibited 1/5 or 1/6 (POR) Prohibited SSD1815: 1/8 or 1/6 1/6 or 1/5 1/9 or 1/7 (POR) Prohibited							
	Set TC Value (X ₄ X ₃ X ₂)	$X_4X_3X_2 = 000: -0.01\%^{\circ}C (TC0, POR)$ $X_4X_3X_2 = 010: -0.10\%^{\circ}C (TC2)$ $X_4X_3X_2 = 100: -0.18\%^{\circ}C (TC4)$ $X_4X_3X_2 = 111: -0.25\%^{\circ}C (TC7)$ $X_4X_3X_2 = 001, 011, 101, 110: Reserved$							
	Modify Osc. Freq. $(X_7X_6X_5)$ Increase the value of $X_7X_6X_5$ will increase the oscillator frequency aversa. Default Mode: $X_7X_6X_5=010$ (POR for SSD1811, SSD1812, SSD1814): Typ. 31kHz $X_7X_6X_5=011$ (POR for SSD1813, SSD1815): Typ. 17kHz High Frequency Mode: $X_7X_6X_5=110$ (For SSD1811, SSD1812, SSD1814): Typ. 38kHz $X_7X_6X_5=110$ (For SSD1813, SSD1815): Typ. 21kHz								
1010101X ₀	Set 1/4 Bias Ratio	$X_0 = 0$: use normal setting (POR) $X_0 = 1$: fixed at 1/4 bias							

SOLOMON Rev 3.1 SSD181X Series 08/2001

Table 5 Extended Command Table

11010100 00X ₅ X ₄ 0000	Set Total Frame Phases	The On/Off of the Static Icon is given by 3 phases/1 phase overlapping of the M and MSTAT signals. This command set total phases of the M/MSTAT signals for each frame. The more the total phases, the less the overlapping time and thus the lower the effective driving voltage. $X_5X_4=00:3 \text{ phases} \\ X_5X_4=01:5 \text{ phases} \\ X_5X_4=10:7 \text{ phases} (POR) \\ X_5X_4=11:16 \text{ phases}$
11010011 00X ₅ X ₄ X ₃ X ₂ X ₁ X ₀	Set Display Offset	After POR, $X_5X_4X_3X_2X_1X_0=0$ After setting mux ratio less than default value, data will be displayed at Center of matrix. To move display towards Row 0 by L, $X_5X_4X_3X_2X_1X_0=L$ To move display away from Row 0 by L, $X_5X_4X_3X_2X_1X_0=64-L$ Note: max. value of L = (POR default mux ratio - display mux)/2

Table 6 Read Command Table (D/ \overline{C} =0, R/ \overline{W} (\overline{WR})=1, E=1(\overline{RD} =0))

Bit Pattern	Command	Description
D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	Status Register Read	$\begin{split} D_7 = &0: \text{ indicates the driver is ready for command.} \\ D_7 = &1: \text{ indicates the driver is Busy.} \\ D_6 = &0: \text{ indicates reverse segment mapping with column address.} \\ D_6 = &1: \text{ indicates normal segment mapping with column address.} \\ D_5 = &0: \text{ indicates the display is ON.} \\ D_5 = &1: \text{ indicates the display is OFF.} \\ D_4 = &0: \text{ initialization is completed.} \\ D_4 = &1: \text{ initialization process is in progress after RES or software reset.} \\ D_3 D_2 D_1 D_0 = &1010, \text{ these 4-bit is fixed to 1010 which could be used to identify as Solomon Systech Device.} \end{split}$

Note: Patterns other than that given in Command Table and Extended Command Table are prohibited to enter to the chip as a command. Otherwise, unexpected result will occurs.

Data Read / Write

To read data from the GDDRAM, input High to $R/\overline{W(WR)}$ pin and D/\overline{C} pin for 6800-series parallel mode, Low to $E(\overline{RD})$ pin and High to D/\overline{C} pin for 8080-series parallel mode. No data read is provided in serial interface mode.

In normal data read mode, GDDRAM column address pointer will be increased by one automatically after each data read. However, no automatic increase will be performed in read-modify-write mode.

Also, a dummy read is required before first valid data is read. See Figure 3 on page 11 in Functional Block Descriptions section for detail waveform diagram.

To write data to the GDDRAM, input Low to $R\overline{W}(\overline{W}R)$ pin and High to $D\overline{C}$ pin for both 6800-series and 8080-series parallel mode. For serial interface mode, it is always in write mode. GDDRAM column address pointer will be increased by one automatically after each data write.

It should be noted that, after the automatic column address increment, the pointer will NOT wrap round to 0 when overflow (>131). The incrementation of the pointer stops at 131. Therefore there is a need to re-initialize the pointer when progress to another page address.

Table 7 Automatic Address Increment

D/C	R/W(WR)	Action	Auto Address Increment
0	0	Write Command	No
0	1	Read Status	No
1	0	Write Data	Yes
1	1	Read Data	Yes ^{*1}

^{*1.} If read data is issued in read-modify-write mode, address will not be increased automatically.

COMMAND DESCRIPTIONS

Set Lower Column Address

This command specifies the lower nibble of the 8-bit column address of the display data RAM. The column address will be increased by each data access after it is pre-set by the MCU.

Set Higher Column Address

This command specifies the higher nibble of the 8-bit column address of the display data RAM. The column address will be increased by each data access after it is pre-set by the MCU.

Set Internal Regulator Resistors Ratio

This command is to enable any one of the eight internal resistor sets for different regulator gain when using internal regulator resistor network (IRS pin pulled high). In other words, this command is used to select which contrast curve from the eight possible selections. Please refer to Functional Block Descriptions section for detail calculation of the LCD driving voltage.

Set Power Control Register

This command turns on/off the various power circuits associated with the chip. There are three power relating sub-circuits could be turned on/off by this command.

Internal voltage booster is used to generated the large negative voltage supply (V_{EE}) from the voltage input (V_{SS1} - V_{DD}). An external negative power supply is required if this option is turned off.

Internal regulator is used to generate the LCD driving voltage. V_{L6} , from the negative power supply, V_{EE} .

Output op-amp buffer is the internal divider for dividing the different voltage levels (V_{L2} , V_{L3} , V_{L4} , V_{L5}) from the internal regulator output, V_{L6} . External voltage sources should be fed into this driver if this circuit is turned off.

Set Display Start Line

This command is to set Display Start Line register to determine starting address of display RAM to be displayed by selecting a value from 0 to 63. With value equals to 0, D0 of Page 0 is mapped to COM0. With value equals to 1, D1 of Page0 is mapped to COM0 and so on. Display start line values of 0 to 63 are assigned to Page 0 to 7.

Please refer to Figure 8 on page 15 as an example for display start line set to 56 (38h).

Set Contrast Control Register

This command adjusts the contrast of the LCD panel by changing the LCD drive voltage, V_{L6} , provided by the On-Chip power circuits. V_{L6} is set with 64 steps (6-bit) in the contrast control register by a compound commands.

See Figure 10 for the contrast control flow.

Set Segment Re-map

This command changes the mapping between the display data column addresses and segment drivers. It allows flexibility in mechanical layout of LCD glass design. Please refer to Figure 8 on page 15 for example.

Set LCD Bias

This command is used to select a suitable bias ratio required for driving the particular LCD panel in use.

The selectable values of this command for SSD1811, for SSD1812 are 1/8.4 or 1/6, SSD1813 are 1/6 or 1/5, and SSD1815 are 1/9 or 1/7.

For other bias ratio settings, extended commands should be used.

Set Entire Display On/Off

This command forces the entire display, including the icon row, to be illuminated regardless of the contents of the GD-DRAM. In addition, this command has higher priority than the normal/reverse display.

This command is used together with "Set Display Display ON/OFF" command to form a compound command for entering power save mode. See "Set Power Save Mode" later in this section.

Set Normal/Reverse Display

This command turns the display to be either normal or reversed. In normal display, a RAM data of 1 indicates an illumination on the corresponding pixel, while in reversed display, a RAM data of 0 will turn on the pixel.

It should be noted that the icon line will not affect, that is not be reversed, by this command.

Set Display On/Off

This command is used to turn the display on or off. When display off is issued with entire display is on, power save mode will be entered. See "Set Power Save Mode" later in this section for details.

Set Page Address

This command enters the page address from 0 to 8 to the RAM pager register for read/write operations. Please refer to Figure 8 on page 15 for detail mapping.

Set COM Output Scan Direction

This command sets the scan direction of the COM output allowing layout flexibility in LCD module assembly. See Figure 8 on page 15 for the relationship between turning on or off of this feature.

In addition, the display will have immediate effect once this command is issued. That is, if this command is sent during normal display, the graphic display will have vertical flipping effect.




Figure 10 Contrast Control Flow

Set Read-Modify-Write Mode

This command puts the chip in read-modify-write mode in which:

- 1. column address is saved before entering the mode
- column address is increased only after display data write but not after display data read.

This Ready-Modify-Write mode is used to save the MCU's loading when a very portion of display area is being updated frequently.

As reading the data will not change the column address, it could be get back from the chip and do some operation in the MCU. Then the updated data could be write back to the GD-DRAM with automatic address increment.

After updating the area, "Set End of Read-Modify-Write Mode" is sent to restore the column address and ready for next update sequence.

Software Reset

Issuing this command causes some of the chip's internal status registers to be initialized:

- Read-Modify-Write mode is exited
- · Static indicator is turned OFF
- Display start line register is cleared to 0
- Column address counter is cleared to 0
- Page address is cleared to 0
- Normal scan direction of the COM outputs
- Internal regulator resistors Ratio is set to 4
- · Contrast control register is set to 20h

Set End of Read-Modify-Write Mode

This command relieves the chip from read-modify-write mode. The column address before entering read-modify-write mode will be restored no matter how much modification during the read-modify-write mode.

Set Indicator On/Off

This command turns on or off the static indicator driven by the M and MSTAT pins.

When the "Set Indicator On" command is sent, the second command byte "Indicator Display Mode" must be followed. However, the "Set Indicator Off" command is a single byte command and no second byte command is required.

The status of static indicator also controls whether standby mode or sleep mode will be entered, after issuing the power save compound command. See "Set Power Save Mode" later in this section.

NOP

A command causing the chip takes No OPeration.

Set Test Mode

This command force the driver chip into its test mode for internal testing of the chip. Under normal operation, users should NOT apply this command.

Set Power Save Mode

Entering Standby or Sleep Mode should be done by using a compound command composed of "Set Display ON/OFF" and "Set Entire Display ON/OFF" commands. When "Set Entire Display ON" is issued when display is OFF, either Standby Mode or Sleep Mode will be entered.

The status of the Static Indicator will determine which power save mode is entered. If static indicator is off, the Sleep Mode will be entered:

- Internal oscillator and LCD power supply circuits are stopped
- $\bullet\,$ Segment and Common drivers output V_{DD} level
- The display data and operation mode before sleep are held
- Internal display RAM can still be accessed

If the static indicator is on, the chip enters Standby Mode which is similar to sleep mode except addition with:

- · Internal oscillator is on
- Static drive system is on

Please also be noted that during Standby Mode, if the software reset command is issued, Sleep Mode will be entered. Both power save modes can be exited by the issue of a new software command or by pulling Low at hardware pin RES.

Status register Read

This command is issued by pulling D/C Low during a data read (refer to Figure 11 on page 27 and Figure 12 on page 28 for parallel interface waveforms). It allows the MCU to monitor the internal status of the chip.

No status read is provided for serial mode.

EXTENDED COMMANDS

These commands are used, in addition to basic commands, to trigger the enhanced features designed for the chip.

Set Multiplex Ratio

This command switches default multiplex ratio to any multiplex mode from 2 to the maximum multiplex ratio (POR value), including the icon line. Max. mux ratio:

SSD1811: 49

SSD1812: 55

SSD1813: 33

SSD1815: 65

The chip pins ROW0-ROW63 will be switched to corresponding COM signal output, see Table 8 on page 22 for examples of 18 multiplex (including icon line) settings without and with 7 lines display offset for different SSD181X members.

It should be noted that after changing the display multiplex ratio, the bias ratio may also need to be adjusted to make display contrast consistent.

Table 8 ROW pin assignments for COM signals for SSD181X members in 18 mux display (including icon line) without/with 7 lines display offset towards ROW0.

Die Pad	SSD	1811	SSD	1812	SSD	1813	SSD	1815
Name	No Offset	7 lines Offset	No Offset	7 lines Offset	No Offset	7 lines Offset	No Offset	7 lines Offset
ROW0 ROW1 ROW2	X X X	X X X	X X X	X X X	X X X	COM0 COM1 COM2	X X X	X X X
ROW3	X	X	X	X	Х	COM3	Х	X
ROW4 ROW5	X X	X X	X X	X X	X X	COM4 COM5	X X	X X
ROW6	X	Х	X	X	X	COM6	X	X
ROW7	X	X	X	X	COM0	COM7	X	X
ROW8 ROW9	X X	COM0 COM1	X X	X X	COM1 COM2	COM8 COM9	X X	X X
ROW10	X	COM2	X	X	СОМЗ	COM10	Х	Χ
ROW11 ROW12	X X	COM3 COM4	X X	COM0 COM1	COM4 COM5	COM11 COM12	X X	X X
ROW12	X	COM5	X	COM1	COM6	COM12	X	X
ROW14	X	COM6	X	COM3	COM7	COM14	X	X
ROW15 ROW16	COM0 COM1	COM7 COM8	X X	COM4 COM5	COM8 NC	COM15 NC	X X	X COM0
ROW17	COM2	COM9	Χ	COM6	NC	NC	Х	COM1
ROW18 ROW19	COM3 COM4	COM10 COM11	COM0 COM1	COM7 COM8	NC NC	NC NC	X X	COM2 COM3
ROW19	COM5	COM11	COM2	COM9	NC	NC	X	COM4
ROW21	COM6	COM13	COM3	COM10	NC	NC	Х	COM5
ROW22 ROW23	COM7 COM8	COM14 COM15	COM4 COM5	COM11 COM12	NC NC	NC NC	X COM0	COM6 COM7
ROW24	NC	NC	COM6	COM12 COM13	NC	NC	COM0	COM7
ROW25	NC	NC	COM7	COM14	NC	NC	COM2	COM9
ROW26 ROW27	NC NC	NC NC	COM8 NC	COM15 NC	NC NC	NC NC	COM3 COM4	COM10 COM11
ROW28	NC	NC	NC	NC	NC	NC	COM5	COM12
ROW29	NC	NC	NC	NC	NC	NC	COM6	COM13
ROW30 ROW31	NC NC	NC NC	NC NC	NC NC	NC NC	NC NC	COM7 COM8	COM14 COM15
ROW32	COM9	COM16	COM9	COM16	COM9	COM16	COM9	COM16
ROW33 ROW34	COM10 COM11	X X	COM10 COM11	X X	COM10 COM11	X X	COM10 COM11	X X
ROW35	COM12	X	COM12	X	COM12	X	COM12	X
ROW36	COM13	X	COM13	X	COM13	X	COM13	X
ROW37 ROW38	COM14 COM15	X X	COM14 COM15	X X	COM14 COM15	X X	COM14 COM15	X X
ROW39	COM16	X	COM16	X	COM16	X	COM16	X
ROW40 ROW41	X X	X X	X X	X X	X X	X X	X X	X X
ROW41 ROW42	X	X	X	X	X	X	X	X
ROW43	X	X	X	X	X	X	X	X
ROW44 ROW45	X X	X X	X X	X X	X X	X X	X X	X X
ROW46	X	X	X	X	Х	Х	Х	X
ROW47 ROW48	X X	X X	X X	X X	X NC	X NC	X X	X X
ROW49	X	X	X	X	NC	NC	X	X
ROW50	X	X	X	X	NC	NC	Х	X
ROW51 ROW52	X X	X X	X X	X X	NC NC	NC NC	X X	X X
ROW53	Х	Х	Х	Х	NC	NC	Х	Х
ROW54 ROW55	X X	X X	X X	X X	NC NC	NC NC	X X	X X
ROW55	NC	NC	X	X	NC NC	NC NC	X	X
ROW57	NC	NC	X	X	NC	NC	Х	X
ROW58 ROW59	NC NC	NC NC	X NC	X NC	NC NC	NC NC	X X	X X
ROW60	NC	NC	NC	NC	NC	NC	X	X
ROW61	NC	NC	NC	NC	NC	NC	Х	X
ROW62 ROW63	NC NC	NC NC	NC NC	NC NC	NC NC	NC NC	X X	X X
Row pin will o				.,0			^	Λ.

Note: X - Row pin will output non-selected COM signal.

NC - Row pin should be treated as NC pin.

Set Bias Ratio

Except the 1/4 bias, all other available bias ratios could be selected using this command plus the "Set LCD Bias" command.

For detail setting values and POR default, please refer to the extended command table, Table 5 on page 18.

Set Temperature Coefficient (TC) Value

4 different temperature coefficient settings is selected by this command in order to match various liquid crystal temperature grades. Please refer to the extended command table, Table 5 on page 18, for detail TC values.

Modify Oscillator Frequency

The oscillator frequency can be fine tuned by applying this command. Since the oscillator frequency will be affected by some other factors, this command is not recommended for general usage. Please contact SOLOMON Systech Limited application engineers for more detail explanation on this command.

Set 1/4 Bias Ratio

This command sets the bias ratio directly to 1/4. This bias ratio is especially designed for use in under 12 mux display.

In order to restore to other bias ratio, this command must be executed, with LSB=0, before the "Set Multiplex ratio" or "Set LCD Bias" command is sent.

Set Total Frame Phases

The total number of phases for one display frame is set by this command.

The Static Icon is generated by the overlapping of the M and MSTAT signals. These two pins output either V_{SS} or V_{DD} at same frequency but with phase different.

To turn on the Static Icon, 3 phases overlapping is applied to these signals, while 1 phase overlapping is given to the Off status.

The more the total number of phases in one frame, the less the overlapping time and thus the lower the effective driving voltage at the Static Icon on the LCD panel.

Set Display Offset

This command should be sent ONLY when the multiplex ratio is set less than the members' default value.

When a lesser multiplex ratio is set, the display will be mapped in the middle (y-direction) of the LCD, see the no offset columns on Table 8 on page 22. Use this command could move the display vertically within the 64 commons.

To make the Reduced-Mux Com 0 (Com 0 after reducing the multiplex ratio) towards the Row 0 direction for L lines, the 6-bit data in second command should be given by L. An example for 7 line moving towards to Com0 direction is given on Table 8 on page 22.

To move in the other direction by L lines, the 6-bit data should be given by 64-L.

Please note that the display is confined within the member's default multiplex value. That is the maximum value of L is given by the half of the default value minus the reduced-multiplex ratio. For an odd display mux after reduction, moving away from Row 0 direction will has 1 more step.

MAXIMUM RATINGS

Table 9 Maximum Ratings* (Voltage Reference to V_{SS})

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	-0.3 to +4.0	V
V _{EE}		0 to -12.0	V
V _{in}	Input Voltage	V _{SS} -0.3 to V _{DD} +0.3	V
I	Current Drain Per Pin Excluding $V_{\mbox{\scriptsize DD}}$ and $V_{\mbox{\scriptsize SS}}$	25	mA
T _A	Operating Temperature	-30 to +85	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C

^{*} Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions to be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range V_{SS} < or = (V_{in} or V_{out}) < or = V_{DD} . Reliability of operation is enhanced if unused input are connected to an appropriate logic voltage level (e.g., either $\rm V_{SS}$ or $\rm V_{DD}).$ Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

DC CHARACTERISTICS

Table 10 DC Characteristics (Unless otherwise specified, Voltage Referenced to V_{SS} , V_{DD} = 2.4 to 3.5V, T_A = -30 to 85°C.)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V _{DD}	Logic Circuit Supply Voltage Range	Recommend Operating Voltage Possible Operating Voltage	2.4 1.8	2.7 -	3.5 3.5	V V
I _{AC}	Access Mode Supply Current Drain (V _{DD} Pins)	V_{DD} = 2.7V, Voltage Generator On, 4X DC-DC Converter Enabled, Write accessing, T_{cyc} =3.3MHz, Typ. Osc. Freq., Display On, no panel attached.	-	300	600	μА
I _{DP1}	Display Mode Supply Current Drain (V _{DD} Pins)	$V_{DD} = 2.7V$, $V_{E\underline{E}} = -8.1V$, Voltage Generator Disabled, R/W (WR) Halt, Typ. Osc. Freq., Display On, V_{L6} - V_{DD} = -9V, no panel attached.	-	60	100	μΑ
I _{DP2}	Display Mode Supply Current Drain (V _{DD} Pins)	V_{DD} = 2.7V, V_{EE} = -8.1V, Voltage Generator On, 4x DC-DC Converter Enabled, R/ $\overline{W}(\overline{WR})$ Halt, Typ. Osc. Freq., Display On, V_{L6} - V_{DD} = -9V, no panel attached.	-	150	200	μΑ
I _{SB}	Standby Mode Supply Current Drain (V _{DD} Pins)	V _{DD} = 2.7V, LCD Dr <u>iving W</u> aveform Off, Typ. Osc. Freq., R/W(WR) halt.	-	3.5	10	μΑ
I _{SLEEP}	Sleep Mode Supply Current Drain (V _{DD} Pins)	$V_{DD} = 2.7V$, LCD <u>Driving</u> Waveform Off, Oscillator Off, RW(WR) halt.	-	0.2	5	μΑ
V _{EE}	LCD Driving Voltage Generator Output (V _{EE} Pin)	Display On, Voltage Generator Enabled, DC-DC Converter Enabled, Typ. Osc. Freq., Regulator Enabled, Divider Enabled.	-12.0	-	-1.8	V
V _{LCD}	LCD Driving Voltage Input (V _{EE} Pin)	Voltage Generator Disabled.	-12.0	-	-1.8	٧

SOLOMON Rev 3.1 SSD181X Series

 $\textbf{Table 10 DC Characteristics} \ (Unless \ otherwise \ specified, \ Voltage \ Referenced \ to \ V_{SS}, \ V_{DD} = 2.4 \ to \ 3.5 V, \ T_A = -30 \ to \ 85^{\circ}C.)$

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V _{OH1}	Logic High Output Voltage	I _{out} =-100μ A	0.9*V _{DD}	-	V _{DD}	V
V _{OL1}	Logic Low Output Voltage	I _{out} =100μA	0	-	0.1*V _{DD}	V
V _{L6}	LCD Driving Voltage Source (V _{L6} Pin)	Regulator Enabled (V _{L6} voltage depends on Int/Ext Contrast Control)	V _{EE} -0.5	-	V _{DD}	V
V_{L6}	LCD Driving Voltage Source (V _{L6} Pin)	Regulator Disable	-	Floating	-	V
V _{IH1}	Logic High Input voltage		0.8*V _{DD}	-	V _{DD}	V
V _{IL1}	Logic Low Input voltage		0	-	0.2*V _{DD}	V
V _{L2} V _{L3} V _{L4} V _{L5} V _{L6}	LCD Display Voltage Output (V _{L2} , V _{L3} , V _{L4} , V _{L5} , V _{L6} Pins)	Voltage reference to V _{DD} , Bias Divider Enabled, 1:a bias ratio	- - - -	1/a*V _{L6} 2/a*V _{L6} (a-2)/a*V _{L6} (a-1)/a*V _{L6} V _{L6}	- - - -	V V V V
V _{L2} V _{L3} V _{L4} V _{L5} V _{L6}	LCD Display Voltage Input (V _{L2} , V _{L3} , V _{L4} , V _{L5} , V _{L6} Pins)	Voltage reference to V _{DD} , External Voltage Generator, Bias Divider Disabled	V _{L3} V _{L4} V _{L5} V _{L6} -12V	- - - -	V _{DD} V _{L2} V _{L3} V _{L4} V _{L5}	V V V V
I _{OH}	Logic High Output Current Source	$V_{out} = V_{DD}$ -0.4V	50	-	-	μΑ
I _{OL}	Logic Low Output Current Drain	V _{out} = 0.4V	-	-	-50	μА
I _{OZ}	Logic Output Tri-state Current Drain Source		-1	-	1	μΑ
I _{IL} /I _{IH}	Logic Input Current		-1	-	1	μΑ
C _{IN}	Logic Pins Input Capacitance		-	5	7.5	pF
ΔV _{L6}	Variation of V _{L6} Output (V _{DD} is fixed)	Regulator Enabled, Internal Contrast Control Enabled, Set Contrast Control Register = 0	-3	0	3	%
TC0 TC2 TC4 TC7	Temperature Coefficient Compensation Flat Temperature Coefficient (POR) Temperature Coefficient 2* Temperature Coefficient 4* Temperature Coefficient 7*	Voltage Regulator Enabled Voltage Regulator Enabled Voltage Regulator Enabled Voltage Regulator Enabled	0 -0.075 -0.15 -0.20	-0.01 -0.10 -0.18 -0.25	-0.075 -0.15 -0.20 -	%/°C %/°C %/°C %/°C

^{*} The formula for the temperature coefficient is:

$$TC(\%) = \frac{V_{ref} at 50^{\circ}C - V_{ref} at 0^{\circ}C}{50^{\circ}C - 0^{\circ}C} \times \frac{1}{V_{ref} at 25^{\circ}C} \times 100\%$$

AC CHARACTERISTICS

Table 11 AC Characteristics (Unless otherwise specified, Voltage Referenced to V_{SS} , V_{DD} = 2.4 to 3.5V, T_A = 25°C.)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
Fosc	Oscillation Frequency of Display Timing Generator for: SSD1811 SSD1812 SSD1813 SSD1815	Internal Oscillator Enabled (default), V _{DD} = 2.7V Remark: Oscillation Frequency vs Temperature change (-20°C to 70°C): -0.5%/°C *	27 27 15 15	31 31 17 17	35 35 19 19	kHz kHz kHz kHz
F _{FRM}	Frame Frequency for: • SSD1811	132 x 48 Graphic Display Mode, Display ON, Internal Oscillator Enabled 132 x 48 Graphic Display Mode, Display ON, Internal Oscillator Disabled, External		F _{OSC} 8 x 49 F _{ext} 4 x 49		Hz Hz
	• SSD1812	clock with freq., F _{ext} feeding to CL pin. 132 x 54 Graphic Display Mode, Display ON, Internal Oscillator Enabled 132 x 54 Graphic Display Mode, Display		Fosc 8 x 55		Hz
	• SSD1813	ON, Internal Oscillator Disabled, External clock with freq., F _{ext} , feeding to CL pin. 132 x 32 Graphic Display Mode, Display ON, Internal Oscillator Enabled		F _{OSC} 8 x 33		Hz Hz
	• SSD1815	132 x 32 Graphic Display Mode, Display ON, Internal Oscillator Disabled, External clock with freq., F _{ext} feeding to CL pin. 132 x 64 Graphic Display Mode, Display ON, Internal Oscillator Enabled		F _{ext} 8 x 33 F _{OSC} 4 x 65		Hz Hz
		132 x 64 Graphic Display Mode, Display ON, Internal Oscillator Disabled, External clock with freq., F _{ext} , feeding to CL pin.		F _{ext} 4 x 65		Hz

^{*} The formula for Oscillation Frequency vs Temperature Change:

%change (F_{osc}) =
$$\frac{F_{osc} \text{ at } 70^{\circ}\text{C} - F_{osc} \text{ at } -20^{\circ}\text{C}}{70^{\circ}\text{C} - (-20^{\circ}\text{C})} \times \frac{1}{F_{osc} \text{ at } 25^{\circ}\text{C}} \times 100\%$$




Table 12 6800-Series MPU Parallel Interface Timing Characteristics (V_{DD} - V_{SS} = 2.4 to 3.5V, T_A = -30 to 85°C)

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	0	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	40	-	-	ns
t _{DHW}	Write Data Hold Time	15	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
t _{OH}	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	-	140	ns
PW _{CSL}	Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)	120 60	-	-	ns ns
PW _{CSH}	Chip Select High Pulse Width (read) Chip Select High Pulse Width (write)	60 60	-	-	ns ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns




Figure 11 6800-series MPU Parallel Interface Characteristics

Table 13 8080-Series MPU Parallel Interface Timing Characteristics (V_{DD} - V_{SS} = 2.4 to 3.5V, T_A = -30 to 85°C)

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	0	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	40	-	-	ns
t _{DHW}	Write Data Hold Time	15	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
t _{OH}	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	-	140	ns
PW _{CSL}	Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)	120 60	-	-	ns ns
PW _{CSH}	Chip Select High Pulse Width (read) Chip Select High Pulse Width (write)	60 60	-	-	ns ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns




Figure 12 8080-series MPU Parallel Interface Characteristics

Table 14 Serial Interface Timing Characteristics (V_{DD} - V_{SS} = 2.4 to 3.5V, T_A = -30 to 85°C)

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	250	-	-	ns
t _{AS}	Address Setup Time	150	-	-	ns
t _{AH}	Address Hold Time	150	-	-	ns
t _{CSS}	Chip Select Setup Time (for D ₇ input)	120	-	-	ns
^t csH	Chip Select Hold Time (for D ₀ input)	60	•	•	ns
t _{DSW}	Write Data Setup Time	100	•	•	ns
t _{DHW}	Write Data Hold Time	100	-	-	ns
t _{CLKL}	Clock Low Time	100	-	-	ns
t _{CLKH}	Clock High Time	100	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns




Figure 13 Serial Interface Characteristics

APPLICATION EXAMPLES




Figure 14 Application Circuit of 132 x 64 plus 2 icon lines using SSD1815, configured with: external V_{EE}, internal regulator, divider mode enabled (Command: 2B), 6800-series MPU parallel interface, internal oscillator and master mode.

SOLOMON




Figure 15 Application Circuit of 132 x 64 plus 2 icon lines using SSD1815, configured with all internal power control circuit enabled, 6800-series MPU parallel interface, internal oscillator and master mode.

APPENDIX A - TAB INFORMATION




Figure 16 SSD1812T2 TAB Drawing 1/2




Figure 17 SSD1812T2 TAB Drawing 2/2




Figure 18 SSD1815T TAB Drawing 1/2




Figure 19 SSD1815T TAB Drawing 2/2




Figure 20 SSD1815T1 TAB Drawing 1/2




Figure 21 SSD1815T1 TAB Drawing 2/2




Figure 22 SSD1815T2 TAB Drawing 1/2




Figure 23 SSD1815T2 TAB Drawing 2/2

APPENDIX B - TAB WHEEL INFORMATION




Figure 24 TAB Wheel Mechanical Drawing

SOLOMON

Solomon reserves the right to make changes without further notice to any products herein. Solomon makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Solomon does not convey any license under its patent rights nor the rights of others. Solomon products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon was negligent regarding the design or manufacture of the part.

