

4 Mbit (512K x8) SuperFlash EEPROM

SST28SF040A / SST28VF040A



Data Sheet

FEATURES:

- **Single Voltage Read and Write Operations**
 - 4.5-5.5V-only for SST28SF040A
 - 2.7-3.6V for SST28VF040A
- **Superior Reliability**
 - Endurance: 100,000 Cycles (typical)
 - Greater than 100 years Data Retention
- **Memory Organization: 512K x8**
- **Sector-Erase Capability: 256 Bytes per Sector**
- **Low Power Consumption**
 - Active Current: 15 mA (typical) for 5.0V and 10 mA (typical) for 2.7-3.6V
 - Standby Current: 5 μ A (typical)
- **Fast Sector-Erase/Byte-Program Operation**
 - Byte-Program Time: 35 μ s (typical)
 - Sector-Erase Time: 2 ms (typical)
 - Complete Memory Rewrite: 20 sec (typical)
- **Fast Read Access Time**
 - 4.5-5.5V-only operation: 90 and 120 ns
 - 2.7-3.6V operation: 150 and 200 ns
- **Latched Address and Data**
- **Hardware and Software Data Protection**
 - 7-Read-Cycle-Sequence Software Data Protection
- **End-of-Write Detection**
 - Toggle Bit
 - Data# Polling
- **TTL I/O Compatibility**
- **JEDEC Standard**
 - Flash EEPROM Pinouts
- **Packages Available**
 - 32-lead PLCC
 - 32-lead TSOP (8mm x 20mm)
 - 32-pin PDIP

PRODUCT DESCRIPTION

The SST28SF/VF040A are 512K x8 bit CMOS Sector-Erase, Byte-Program EEPROMs. The SST28SF/VF040A are manufactured using SST's proprietary, high performance CMOS SuperFlash EEPROM Technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternative approaches. The SST28SF/VF040A erase and program with a single power supply. The SST28SF/VF040A conform to JEDEC standard pinouts for byte wide memories and are compatible with existing industry standard flash EEPROM pinouts.

Featuring high performance programming, the SST28SF/VF040A typically Byte-Program in 35 μ s. The SST28SF/VF040A typically Sector-Erase in 2 ms. Both Program and Erase times can be optimized using interface features such as Toggle bit or Data# Polling to indicate the completion of the Write cycle. To protect against an inadvertent write, the SST28SF/VF040A have on chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, the SST28SF/VF040A are offered with a guaranteed sector endurance of 10,000 cycles. Data retention is rated greater than 100 years.

The SST28SF/VF040A are best suited for applications that require re-programmable nonvolatile mass storage of program, configuration, or data memory. For all system appli-

cations, the SST28SF/VF040A significantly improve performance and reliability, while lowering power consumption when compared with floppy diskettes or EPROM approaches. Flash EEPROM technology makes possible convenient and economical updating of codes and control programs on-line. The SST28SF/VF040A improve flexibility, while lowering the cost of program and configuration storage application.

The functional block diagram shows the functional blocks of the SST28SF/VF040A. Figures 1, 2, and 3 show the pin assignments for the 32-lead PLCC, 32-lead TSOP, and 32-pin PDIP packages. Pin descriptions and operation modes are described in Tables 2 through 5.

Device Operation

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first. Note, during the Software Data Protection sequence the addresses are latched on the rising edge of OE# or CE#, whichever occurs first.



Command Definitions

Table 4 contains a command list and a brief summary of the commands. The following is a detailed description of the operations initiated by each command.

Sector-Erase

The Sector-Erase operation erases all bytes within a sector and is initiated by a setup command and an execute command. A sector contains 256 Bytes. This sector erasability enhances the flexibility and usefulness of the SST28SF/VF040A, since most applications only need to change a small number of bytes or sectors, not the entire chip.

The setup command is performed by writing 20H to the device. The execute command is performed by writing D0H to the device. The Erase operation begins with the rising edge of the WE# or CE#, whichever occurs first and terminates automatically by using an internal timer. The End-of-Erase can be determined using either Data# Polling, Toggle Bit, or Successive Reads detection methods. See Figure 9 for timing waveforms.

The two-step sequence of a setup command followed by an execute command ensures that only memory contents within the addressed sector are erased and other sectors are not inadvertently erased.

Sector-Erase Flowchart Description

Fast and reliable erasing of the memory contents within a sector is accomplished by following the Sector-Erase flowchart as shown in Figure 18. The entire procedure consists of the execution of two commands. The Sector-Erase operation will terminate after a maximum of 4 ms. A Reset command can be executed to terminate the Sector-Erase operation; however, if the Erase operation is terminated prior to the 4 ms time-out, the sector may not be fully erased. A Sector-Erase command can be reissued as many times as necessary to complete the Erase operation. The SST28SF/VF040A cannot be over-erased.

Chip-Erase

The Chip-Erase operation is initiated by a setup command (30H) and an execute command (30H). The Chip-Erase operation allows the entire array of the SST28SF/VF040A to be erased in one operation, as opposed to 2048 Sector-Erase operations. Using the Chip-Erase operation will minimize the time to rewrite the entire memory array. The Chip-Erase operation will terminate after a maximum of 20 ms. A Reset command can be executed to terminate the Erase operation; however, if the Chip-Erase operation is terminated prior to the 20 ms time-out, the chip may not be completely erased. If an erase error occurs a Chip-Erase

command can be reissued as many times as necessary to complete the Chip-Erase operation. The SST28SF/VF040A cannot be over-erased. (See Figure 8)

Byte-Program

The Byte-Program operation is initiated by writing the setup command (10H). Once the program setup is performed, programming is executed by the next WE# pulse. See Figures 5 and 6 for timing waveforms. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first, and begins the Program operation. The Program operation is terminated automatically by an internal timer. See Figure 16 for the programming flowchart.

The two-step sequence of a setup command followed by an execute command ensures that only the addressed byte is programmed and other bytes are not inadvertently programmed.

The Byte-Program Flowchart Description

Programming data into the SST28SF/VF040A is accomplished by following the Byte-Program flowchart shown in Figure 16. The Byte-Program command sets up the byte for programming. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first and begins the Program operation. The end of program can be detected using either the Data# Polling, Toggle bit, or Successive reads.

Reset

The Reset command is provided as a means to safely abort the Erase or Program command sequences. Following either setup command (Erase or Program) with a write of FFH will safely abort the operation. Memory contents will not be altered. After the Reset command, the device returns to the Read mode. The Reset command does not enable Software Data Protection. See Figure 7 for timing waveforms.

Read

The Read operation is initiated by setting CE#, and OE# to logic low and setting WE# to logic high (See Table 3). See Figure 4 for Read cycle timing waveform. The Read operation from the host retrieves data from the array. The device remains enabled for Read until another operation mode is accessed. During initial power-up, the device is in the Read mode and is Software Data protected. The device must be unprotected to execute a Write command.



4 Mbit SuperFlash EEPROM SST28SF040A / SST28VF040A

Data Sheet

The Read operation of the SST28SF/VF040A are controlled by OE# and CE# at logic low. When CE # is high, the chip is deselected and only standby power will be consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when CE# or OE# are high.

Read-ID

The Read-ID operation is initiated by writing a single command (90H). A read of address 0000H will output the manufacturer's ID (BFH). A read of address 0001H will output the device ID (04H). Any other valid command will terminate this operation.

Data Protection

In order to protect the integrity of nonvolatile data storage, the SST28SF/VF040A provide both

hardware and software features to prevent inadvertent writes to the device, for example, during system power-up or power-down. Such provisions are described below.

Hardware Data Protection

The SST28SF/VF040A are designed with hardware features to prevent inadvertent writes. This is done in the following ways:

1. Write Cycle Inhibit Mode: OE# low, CE#, or WE# high will inhibit the Write operation.
2. Noise/Glitch Protection: A WE# pulse width of less than 5 ns will not initiate a Write cycle.
3. V_{DD} Power Up/Down Detection: The Write operation is inhibited when V_{DD} is less than 2.0V.
4. After power-up, the device is in the Read mode and the device is in the Software Data Protect state.

Software Data Protection (SDP)

The SST28SF/VF040A have software methods to further prevent inadvertent writes. In order to perform an Erase or Program operation, a two-step command sequence consisting of a set-up command followed by an execute command avoids inadvertent erasing and programming of the device.

The SST28SF/VF040A will default to Software Data Protection after power up. A sequence of seven consecutive reads at specific addresses will unprotect the device. The address sequence is 1823H, 1820H, 1822H, 0418H, 041BH, 0419H, 041AH. The address bus is latched on the

rising edge of OE# or CE#, whichever occurs first. A similar seven read sequence of 1823H, 1820H, 1822H, 0418H, 041BH, 0419H, 040AH will protect the device. Also refer to Figures 10 and 11 for the 7 Read cycle sequence Software Data Protection. The I/O pins can be in any state (i.e., high, low, or tri-state).

Write Operation Status Detection

The SST28SF/VF040A provide three means to detect the completion of a Write operation, in order to optimize the system Write operation. The end of a Write operation (Erase or Program) can be detected by three means: 1) monitoring the Data# Polling bit, 2) monitoring the Toggle bit, or 3) by two successive reads of the same data. These three detection mechanisms are described below.

The actual completion of the nonvolatile Write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with the DQ used. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both Reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

Data# Polling (DQ₇)

The SST28SF/VF040A feature Data# Polling to indicate the Write operation status. During a Write operation, any attempt to read the last byte loaded during the byte-load cycle will receive the complement of the true data on DQ₇. Once the Write cycle is completed, DQ₇ will show true data. Note that even though DQ₇ may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 μs. See Figure 12 for Data# Polling timing waveforms. In order for Data# Polling to function correctly, the byte being polled must be erased prior to programming.

Toggle Bit (DQ₆)

An alternative means for determining the Write operation status is by monitoring the Toggle Bit, DQ₆. During a Write operation, consecutive attempts to read data from the device will result in DQ₆ toggling between logic 0 (low) and logic 1 (high). When the Write cycle is completed, the toggling will stop. The device is then ready for the next operation. See Figure 13 for Toggle Bit timing waveforms.



4 Mbit SuperFlash EEPROM SST28SF040A / SST28VF040A

Data Sheet

Successive Reads

An Alternative means for determining an end of a Write operation is by reading the same address for two consecutive data matches.

Product Identification

The Product Identification mode identifies the device as SST28SF/VF040A and the manufacturer as SST. This mode may be accessed by hardware and software operations. The hardware operation is typically used by an external programmer to identify the correct algorithm for the SST28SF/VF040A. Users may wish

to use the software operation to identify the device (i.e., using the device ID). For details see Table 3 for the hardware operation and Figure 19 for the software operation. The manufacturer's and device IDs are the same for both operations.

TABLE 1: PRODUCT IDENTIFICATION

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID SST28SF/VF040A	0001H	04H

T1.1 310





FIGURE 1: PIN ASSIGNMENTS FOR 32-LEAD PLCC

4 Mbit SuperFlash EEPROM SST28SF040A / SST28VF040A



Data Sheet




FIGURE 2: PIN ASSIGNMENTS FOR 32-LEAD TSOP




FIGURE 3: PIN ASSIGNMENTS FOR 32-PIN PDIP

TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions
A ₁₈ -A ₈	Row Address Inputs	To provide memory addresses. Row addresses define a sector.
A ₇ -A ₀	Column Address Inputs	Selects the byte within the sector
DQ ₇ -DQ ₀	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low. ¹
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations. ¹
V _{DD}	Power Supply	To provide: 5.0V supply (4.5-5.5V) for SST28SF040A 2.7V supply (2.7-3.6V) for SST28VF040A
V _{SS}	Ground	

1. This pin has an internal pull-up resistor.

T2.2 310



4 Mbit SuperFlash EEPROM SST28SF040A / SST28VF040A

Data Sheet

TABLE 3: OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	DQ	Address
Read	V _{IL}	V _{IL}	V _{IH}	D _{OUT}	A _{IN}
Byte-Program	V _{IL}	V _{IH}	V _{IL}	D _{IN}	A _{IN} , See Table 4
Sector-Erase	V _{IL}	V _{IH}	V _{IL}	D _{IN}	A _{IN} , See Table 4
Standby	V _{IH}	X ¹	X	High Z	X
Write Inhibit	X	V _{IL}	X	High Z/ D _{OUT}	X
	X	X	V _{IH}	High Z/ D _{OUT}	X
Software Chip-Erase	V _{IL}	V _{IH}	V _{IL}	D _{IN}	See Table 4
Product Identification					
Hardware Mode	V _{IL}	V _{IL}	V _{IH}	Manufacturer's ID (BFH) Device ID (04H)	A ₁₈ -A ₁ =V _{IL} , A ₉ =V _H , A ₀ =V _{IL} A ₁₈ -A ₁ =V _{IL} , A ₉ =V _H , A ₀ =V _{IH}
Software Mode	V _{IL}	V _{IL}	V _{IH}		See Table 4
SDP Enable & Disable Mode	V _{IL}	V _{IL}	V _{IH}		See Table 4
Reset	V _{IL}	V _{IH}	V _{IL}		See Table 4

T3.4 310

1. X can be V_{IL} or V_{IH}, but no other value.

TABLE 4: SOFTWARE COMMAND SUMMARY

Command Summary	Required	Setup Command Cycle			Execute Command Cycle			SDP ⁵
	Cycle(s)	Type ¹	Addr ^{2,3}	Data ⁴	Type ¹	Addr ^{2,3}	Data ⁴	
Sector-Erase	2	W	X	20H	W	SA	D0H	N
Byte-Program	2	W	X	10H	W	PA	PD	N
Chip-Erase ⁶	2	W	X	30H	W	X	30H	N
Reset	1	W	X	FFH				Y
Read-ID	2	W	X	90H	R	7	7	Y
Software Data Protect	7	R	8					
Software Data Unprotect	7	R	9					

T4.4 310

- Type definition: W = Write, R = Read, X can be V_{IL} or V_{IH}, but no other value.
- Addr (Address) definition: SA = Sector Address = A₁₈-A₈, sector size = 256 Bytes; A₇-A₀ = X for this command.
- Addr (Address) definition: PA = Program Address = A₁₈-A₀.
- Data definition: PD = Program Data, H = number in hex.
- SDP = Software Data Protect mode using 7 Read Cycle Sequence.
 - Y = the operation can be executed with protection enabled
 - N = the operation cannot be executed with protection enabled
- The Chip-Erase function is not supported on industrial temperature parts.
- Address 0000H retrieves the Manufacturer's ID of BFH and address 0001H retrieves the Device ID of 04H.
- Refer to Figure 11 for the 7 Read Cycle sequence for Software-Data-Protect.
- Refer to Figure 10 for the 7 Read Cycle sequence for Software-Data-Unprotect.

TABLE 5: MEMORY ARRAY DETAIL

Sector Select	Byte Select
A ₁₈ - A ₈	A ₇ - A ₀

T5.0 310



4 Mbit SuperFlash EEPROM

SST28SF040A / SST28VF040A

Data Sheet

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute Maximum Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	-0.5V to $V_{DD}+0.5V$
Transient Voltage (<20 ns) on Any Pin to Ground Potential	-2.0V to $V_{DD}+2.0V$
Voltage on A ₉ Pin to Ground Potential	-0.5V to 14.0V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Through Hold Lead Soldering Temperature (10 Seconds)	300°C
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current ¹	100 mA

1. Outputs shorted for no more than one second. No more than one output shorted at a time.

OPERATING RANGE FOR SST28SF040A

Range	Ambient Temp	V _{DD}
Commercial	0°C to +70°C	4.5-5.5V
Industrial	-40°C to +85°C	4.5-5.5V

OPERATING RANGE FOR SST28VF040A

Range	Ambient Temp	V _{DD}
Commercial	0°C to +70°C	2.7-3.6V
Industrial	-40°C to +85°C	2.7-3.6V

AC CONDITIONS OF TEST

Input Rise/Fall Time	10 ns
Output Load	1 TTL Gate and C _L = 100 pF for SST28SF040A C _L = 100 pF for SST28VF040A
See Figures 14 and 15	



4 Mbit SuperFlash EEPROM SST28SF040A / SST28VF040A

Data Sheet

TABLE 6: DC OPERATING CHARACTERISTICS FOR SST28SF040A

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Units	
I _{DD}	Power Supply Current				Address input= V_{ILT}/V_{IHT} , at $f=1/T_{RC}$ Min, $V_{DD}=V_{DD}$ Max
	Read		32	mA	$CE\#=OE\#=V_{IL}$, $WE\#=V_{IH}$, all I/Os open
	Program and Erase		40	mA	$CE\#=WE\#=V_{IL}$, $OE\#=V_{IH}$, $V_{DD}=V_{DD}$ Max
I _{SB1}	Standby V_{DD} Current (TTL input)		3	mA	$CE\#=V_{IH}$, $V_{DD}=V_{DD}$ Max
I _{SB2}	Standby V_{DD} Current (CMOS input)		20	μ A	$CE\#=V_{DD}-0.3V$, $V_{DD}=V_{DD}$ Max
I _{LI}	Input Leakage Current		1	μ A	$V_{IN}=\text{GND to } V_{DD}$, $V_{DD}=V_{DD}$ Max
I _{LO}	Output Leakage Current		10	μ A	$V_{OUT}=\text{GND to } V_{DD}$, $V_{DD}=V_{DD}$ Max
V _{IL}	Input Low Voltage		0.8	V	$V_{DD}=V_{DD}$ Min
V _{IH}	Input High Voltage	2.0		V	$V_{DD}=V_{DD}$ Max
V _{OL}	Output Low Voltage		0.4	V	$I_{OL}=2.1$ mA, $V_{DD}=V_{DD}$ Min
V _{OH}	Output High Voltage	2.4		V	$I_{OH}=-400$ μ A, $V_{DD}=V_{DD}$ Min
V _H	Supervoltage for A ₉	11.6	12.4	V	$CE\#=OE\#=V_{IL}$, $WE\#=V_{IH}$
I _H	Supervoltage Current for A ₉		200	μ A	$CE\#=OE\#=V_{IL}$, $WE\#=V_{IH}$, $A_9=V_H$ Max

T6.5 310

TABLE 7: DC OPERATING CHARACTERISTICS FOR SST28VF040A

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Units	
I _{DD}	Power Supply Current				Address input= V_{ILT}/V_{IHT} , at $f=1/T_{RC}$ Min, $V_{DD}=V_{DD}$ Max
	Read		10	mA	$CE\#=OE\#=V_{IL}$, $WE\#=V_{IH}$, all I/Os open
	Program and Erase		25	mA	$CE\#=WE\#=V_{IL}$, $OE\#=V_{IH}$, $V_{DD}=V_{DD}$ Max
I _{SB2}	Standby V_{DD} Current (CMOS input)		20	μ A	$CE\#=OE\#=WE\#=V_{DD}-0.3V$, $V_{DD}=V_{DD}$ Max
I _{LI}	Input Leakage Current		1	μ A	$V_{IN}=\text{GND to } V_{DD}$, $V_{DD}=V_{DD}$ Max
I _{LO}	Output Leakage Current		10	μ A	$V_{OUT}=\text{GND to } V_{DD}$, $V_{DD}=V_{DD}$ Max
V _{IL}	Input Low Voltage		0.8	V	$V_{DD}=V_{DD}$ Min
V _{IH}	Input High Voltage	2.0		V	$V_{DD}=V_{DD}$ Max
V _{OL}	Output Low Voltage		0.4	V	$I_{OL}=100$ μ A, $V_{DD}=V_{DD}$ Min
V _{OH}	Output High Voltage	2.4		V	$I_{OH}=-100$ μ A, $V_{DD}=V_{DD}$ Min
V _H	Supervoltage for A ₉	11.6	12.4	V	$CE\#=OE\#=V_{IL}$, $WE\#=V_{IH}$
I _H	Supervoltage Current for A ₉		200	μ A	$CE\#=OE\#=V_{IL}$, $WE\#=V_{IH}$, $A_9=V_H$ Max

T7.5 310



4 Mbit SuperFlash EEPROM

SST28SF040A / SST28VF040A

Data Sheet

TABLE 8: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
$T_{PU-READ}^1$	Power-up to Read Operation	10	ms
$T_{PU-WRITE}^1$	Power-up to Write Operation	10	ms

T8.4 310

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 9: CAPACITANCE (Ta = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
$C_{I/O}^1$	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C_{IN}^1	Input Capacitance	$V_{IN} = 0V$	6 pF

T9.0 310

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 10: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N_{END}^1	Endurance	10,000	Cycles	JEDEC Standard A117
T_{DR}^1	Data Retention	100	Years	JEDEC Standard A103
I_{LTH}^1	Latch Up	$100 + I_{DD}$	mA	JEDEC Standard 78

T10.7 310

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



AC CHARACTERISTICS

TABLE 11: READ CYCLE TIMING PARAMETERS FOR SST28SF040A

IEEE Symbol	Industry Symbol	Parameter	SST28SF040A-90		SST28SF040A-120		Units
			Min	Max	Min	Max	
tAVAV	T _{RC}	Read Cycle Time	90		120		ns
tAVQV	T _{AA}	Address Access Time		90		120	ns
tELQV	T _{CE}	Chip Enable Access Time		90		120	ns
tGLQV	T _{OE}	Output Enable Access Time		45		50	ns
tEHQZ	T _{CLZ} ¹	CE# Low to Active Output	0		0		ns
tGHQZ	T _{OLZ} ¹	OE# Low to Active Output	0		0		ns
tELQX	T _{CHZ} ¹	CE# High to High-Z Output		20		30	ns
tGLQX	T _{OHZ} ¹	OE# High to High-Z Output		20		30	ns
tAXQX	T _{OH} ¹	Output Hold from Address Change	0		0		ns

T11.6 310

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 12: READ CYCLE TIMING PARAMETERS FOR SST28VF040A

IEEE Symbol	Industry Symbol	Parameter	SST28VF040A-150		SST28VF040A-200		Units
			Min	Max	Min	Max	
tAVAV	T _{RC}	Read Cycle Time	150		200		ns
tAVQV	T _{AA}	Address Access Time		150		200	ns
tELQV	T _{CE}	Chip Enable Access Time		150		200	ns
tGLQV	T _{OE}	Output Enable Access Time		75		100	ns
tEHQZ	T _{CLZ} ¹	CE# Low to Active Output	0		0		ns
tGHQZ	T _{OLZ} ¹	OE# Low to Active Output	0		0		ns
tELQX	T _{CHZ} ¹	CE# High to High-Z Output		40		60	ns
tGLQX	T _{OHZ} ¹	OE# High to High-Z Output		40		60	ns
tAXQX	T _{OH} ¹	Output Hold from Address Change	0		0		ns

T12.5 310

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

4 Mbit SuperFlash EEPROM

SST28SF040A / SST28VF040A




Data Sheet

TABLE 13: ERASE/PROGRAM CYCLE TIMING PARAMETERS

IEEE Symbol	Industry Symbol	Parameter	SST28SF040A		SST28VF040A		Units
			Min	Max	Min	Max	
tAVA	T _{BP}	Byte-Program Cycle Time		40		40	μs
tWLWH	T _{WP}	Write Pulse Width (WE#)	90		100		ns
tAVWL	T _{AS}	Address Setup Time	10		10		ns
tWLAX	T _{AH}	Address Hold Time	50		100		ns
tELWL	T _{CS}	CE# Setup Time	0		0		ns
tWHEX	T _{CH}	CE# Hold Time	0		0		ns
tGHWL	T _{OES}	OE# High Setup Time	10		20		ns
tWGL	T _{OEH}	OE# High Hold Time	10		20		ns
tWLEH	T _{CP}	Write Pulse Width (CE#)	90		100		ns
tDVWH	T _{DS}	Data Setup Time	50		100		ns
tWHDX	T _{DH}	Data Hold Time	10		20		ns
tWHWL2	T _{SE}	Sector-Erase Cycle Time		4		4	ms
	T _{RST} ¹	Reset Command Recovery Time		4		4	μs
tWHWL3	T _{SCE}	Software Chip-Erase Cycle Time		20		20	ms
tEHEL	T _{CPH}	CE# High Pulse Width	50		50		ns
tWHWL1	T _{WPH}	WE# High Pulse Width	50		50		ns
	T _{PCP} ¹	Protect CE# or OE# Pulse Width	50		50		ns
	T _{PCH} ¹	Protect CE# or OE# High Time	50		50		ns
	T _{PAS} ¹	Protect Address Setup Time	40		40		ns
	T _{PAH} ¹	Protect Address Hold Time	0		0		ns


T13.6 310

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



310 ILL F03.2

FIGURE 4: READ CYCLE TIMING DIAGRAM



BYTE-PROGRAM SETUP COMMAND

310 ILL F04.1

FIGURE 5: WE# CONTROLLED BYTE-PROGRAM CYCLE TIMING DIAGRAM




FIGURE 6: CE# CONTROLLED BYTE-PROGRAM CYCLE TIMING DIAGRAM






FIGURE 7: RESET COMMAND TIMING DIAGRAM




310 ILL F07.0

FIGURE 8: CHIP-ERASE TIMING DIAGRAM



310 ILL F08.0


FIGURE 9: SECTOR-ERASE TIMING DIAGRAM



NOTE: A. ADDRESSES ARE LATCHED INTERNALLY ON THE RISING EDGE OF:
 1. OE# IF CE# IS KEPT AT LOW ALL TIME.
 2. CE# IF OE# IS KEPT AT LOW ALL TIME.
 3. THE FIRST PIN TO GO HIGH IF BOTH ARE TOGGLED.
 B. ABOVE ADDRESS VALUES ARE IN HEX.
 C. ADDRESSES > A12 ARE "DON'T CARE"

310 ILL F09.4


FIGURE 10: SOFTWARE DATA UNPROTECT DISABLE TIMING DIAGRAM



NOTE: A. ADDRESSES ARE LATCHED INTERNALLY ON THE RISING EDGE OF:
 1. OE# IF CE# IS KEPT AT LOW ALL TIME.
 2. CE# IF OE# IS KEPT AT LOW ALL TIME.
 3. THE FIRST PIN TO GO HIGH IF BOTH ARE TOGGLED.
 B. ABOVE ADDRESS VALUES ARE IN HEX.
 C. ADDRESSES > A12 ARE "DON'T CARE"

310 ILL F10.4


FIGURE 11: SOFTWARE DATA PROTECT DISABLE TIMING DIAGRAM



310 ILL F11.0

NOTE: THIS TIME INTERVAL SIGNAL CAN BE T_{SE} or T_{BP} DEPENDING UPON THE SELECTED OPERATION MODE.


FIGURE 12: DATA# POLLING TIMING DIAGRAM



310 ILL F12.0

NOTE: THIS TIME INTERVAL SIGNAL CAN BE T_{SE} or T_{BP} DEPENDING UPON THE SELECTED OPERATION MODE.

FIGURE 13: TOGGLE BIT TIMING DIAGRAM



AC test inputs are driven at V_{IHT} (2.4V) for a logic "1" and V_{ILT} (0.4 V) for a logic "0". Measurement reference points for inputs and outputs are V_{HT} (2.0 V) and V_{LT} (0.8 V). Input rise and fall times (10% \leftrightarrow 90%) are <10 ns.

Note: V_{HT} - V_{HIGH} Test
 V_{LT} - V_{LOW} Test
 V_{IHT} - V_{INPUT} HIGH Test
 V_{ILT} - V_{INPUT} LOW Test

FIGURE 14: AC INPUT/OUTPUT REFERENCE WAVEFORMS





FIGURE 15: A TEST LOAD EXAMPLE



310 ILL F15.3

FIGURE 16: BYTE-PROGRAM FLOWCHART





FIGURE 17: WRITE WAIT OPTIONS



310 ILL F17.5

FIGURE 18: SECTOR-ERASE FLOWCHARTS





FIGURE 19: SOFTWARE PRODUCT ID FLOW



PRODUCT ORDERING INFORMATION



Valid combinations for SST28SF040A

SST28SF040A-90-4C-NH SST28SF040A-90-4C-EH SST28SF040A-90-4C-PH
 SST28SF040A-120-4C-NH SST28SF040A-120-4C-EH
 SST28SF040A-120-4I-NH‡ SST28SF040A-120-4I-EH‡

Valid combinations for SST28VF040A

SST28VF040A-150-4C-NH SST28VF040A-150-4C-EH
 SST28VF040A-200-4C-NH* SST28VF040A-200-4C-EH*
 SST28VF040A-200-4I-NH*‡ SST28VF040A-200-4I-EH*‡


Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.

* Not recommended for new designs.

‡ The software Chip-Erase function is not supported by the industrial temperature part. Please contact SST if you require this function for an industrial temperature part.

Non-Pb: Several devices in this data sheet are also offered in non-Pb (no lead added) packages. The non-Pb part number is simply the standard part number with the letter “E” added to the end of the package code. The non-Pb package codes corresponding to the packages listed above are NHE and EHE.

PACKAGING DIAGRAMS




32-LEAD PLASTIC LEAD CHIP CARRIER (PLCC)
SST PACKAGE CODE: NH



4 Mbit SuperFlash EEPROM SST28SF040A / SST28VF040A

Data Sheet




32-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) 8MM X 20MM
SST PACKAGE CODE: EH

4 Mbit SuperFlash EEPROM
SST28SF040A / SST28VF040A



Data Sheet



32-PIN PLASTIC DUAL IN-LINE PINS (PDIP)
SST PACKAGE CODE: PH

TABLE 14: REVISION HISTORY

Number	Description	Date
04	<ul style="list-style-type: none"> 2002 Data Book 	May 2002
05	<ul style="list-style-type: none"> Removed WH package Part number changes - see page 22 for additional information Clarified the Test Conditions for V_{DD} Read Current parameter in Table 6 and Table 7 on page 8 – Address input = V_{ILT}/V_{IHT} 	Mar 2003



**4 Mbit SuperFlash EEPROM
SST28SF040A / SST28VF040A**

Data Sheet

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036
www.SuperFlash.com or www.sst.com
