512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Small-Sector Flash

SST29SF512 / SST29SF010 / SST29SF020 / SST29SF040 SST29VF512 / SST29VF010 / SST29VF020 / SST29VF040



Preliminary Specifications

FEATURES:

- Organized as 64K x8 / 128K x8 / 256K x8 / 512K x8
- Single Voltage Read and Write Operations
 - 5.0V-only for SST29SF512/010/020/040
 - 2.7-3.6V for SST29VF512/010/020/040
- Superior Reliability
 - Endurance: 100,000 Cycles (typical)
 - Greater than 100 years Data Retention
- Low Power Consumption:
 - Active Current: 10 mA (typical)
 - Standby Current:
 - 30 μ A (typical) for SST29SF512/010/020/040 1 μ A (typical) for SST29VF512/010/020/040
- Sector-Erase Capability
 - Uniform 128 Byte sectors
- Fast Read Access Time:
 - 55 ns
 - 70 ns
- Latched Address and Data

Fast Erase and Byte-Program:

- Sector-Erase Time: 18 ms (typical)Chip-Erase Time: 70 ms (typical)
- Byte-Program Time: 14 µs (typical)
- Chip Rewrite Time:
 - 1 second (typical) for SST29SF/VF512 2 seconds (typical) for SST29SF/VF010 4 seconds (typical) for SST29SF/VF020
- 8 seconds (typical) for SST29SF/VF040
- Automatic Write Timing
 - Internal VPP Generation
- End-of-Write Detection
 - Toggle Bit
 - Data# Polling
- TTL I/O Compatibility for SST29SFxxx
- CMOS I/O Compatibility for SST29VFxxx
- JEDEC Standard
 - Flash EEPROM Pinouts and command sets
- Packages Available
 - 32-pin PLCC
 - 32-pin TSOP (8mm x 14mm)
 - 32-pin PDIP

PRODUCT DESCRIPTION

The SST29SF512/010/020/040 and SST29VF512/010/020/040 are 64K x8 / 128K x8 / 256K x8 / 512K x8 CMOS Small-Sector Flash (SSF) manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST29SFxxx devices write (Program or Erase) with a 4.5-5.5V power supply. The SST29VFxxx devices write (Program or Erase) with a 2.7-3.6V power supply. These devices conform to JEDEC standard pinouts for x8 memories.

Featuring high performance Byte-Program, the SST29SFxxx and SST29VFxxx devices provide a maximum Byte-Program time of 20 µsec. To protect against inadvertent write, they have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with a guaranteed endurance of at least 10,000 cycles. Data retention is rated at greater than 100 years.

The SST29SFxxx and SST29VFxxx devices are suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, they significantly improve performance

and reliability, while lowering power consumption. They inherently use less energy during Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the Super-Flash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. They also improve flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high density, surface mount requirements, the SST29SFxxx and SST29VFxxx devices are offered in 32-pin PLCC and 32-pin TSOP packages. A 600 mil, 32-pin PDIP is also offered for SST29SFxxx devices. See Figures 1, 2, and 3 for pinouts.



Preliminary Specifications

Device Operation

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

Read

The Read operation of the SST29SFxxx and SST29VFxxx devices are controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 4).

Byte-Program Operation

The SST29SFxxx and SST29VFxxx devices are programmed on a byte-by-byte basis. The Program operation consists of three steps. The first step is the three-byte-load sequence for Software Data Protection. The second step is to load byte address and byte data. During the Byte-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed, within 20 µs. See Figures 5 and 6 for WE# and CE# controlled Program operation timing diagrams and Figure 16 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands written during the internal Program operation will be ignored.

Sector-Erase Operation

The Sector-Erase operation allows the system to erase the device on a sector-by-sector basis. The SST29SFxxx and SST29VFxxx offer Sector-Erase mode. The sector architecture is based on uniform sector size of 128 Bytes. The Sector-Erase operation is initiated by executing a six-byte-command sequence with Sector-Erase command (20H) and sector address (SA) in the last bus cycle. The sector address is latched on the falling edge of the sixth WE# pulse, while the command (20H) is latched on the rising

edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figure 9 for timing waveforms. Any commands issued during the Sector-Erase operation are ignored.

Chip-Erase Operation

The SST29SFxxx and SST29VFxxx devices provide a Chip-Erase operation, which allows the user to erase the entire memory array to the "1s" state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a sixbyte Software Data Protection command sequence with Chip-Erase command (10H) with address 555H in the last byte sequence. The internal Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the internal Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 10 for timing diagram, and Figure 19 for the flowchart. Any commands written during the Chip-Erase operation will be ignored.

Write Operation Status Detection

The SST29SFxxx and SST29VFxxx devices provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ₇) and Toggle Bit (DQ₆). The End-of-Write detection mode is enabled after the rising edge of WE# which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ₇ or DQ₆. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.



Preliminary Specifications

Data# Polling (DQ₇)

When the SST29SFxxx and SST29VFxxx devices are in the internal Program operation, any attempt to read DQ₇ will produce the complement of the true data. Once the Program operation is completed, DQ₇ will produce true data. The device is then ready for the next operation. During internal Erase operation, any attempt to read DQ₇ will produce a '0'. Once the internal Erase operation is completed, DQ₇ will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 7 for Data# Polling timing diagram and Figure 17 for a flowchart.

Toggle Bit (DQ₆)

During the internal Program or Erase operation, any consecutive attempts to read DQ_6 will produce alternating 0s and 1s, i.e., toggling between 0 and 1. When the internal Program or Erase operation is completed, the toggling will stop. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector or Chip-Erase, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 8 for Toggle Bit timing diagram and Figure 17 for a flowchart.

Data Protection

The SST29SFxxx and SST29VFxxx devices provide both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle.

 V_{DD} Power Up/Down Detection: The Write operation is inhibited when V_{DD} is less than 2.5V for SST29SFxxx. The Write operation is inhibited when V_{DD} is less than 1.5V. for SST29VFxxx.

<u>Write Inhibit Mode:</u> Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Software Data Protection (SDP)

The SST29SFxxx and SST29VFxxx provide the JEDEC approved Software Data Protection scheme for all data alteration operation, i.e., Program and Erase. Any Program operation requires the inclusion of a series of three byte sequence. The three byte-load sequence is used to initiate

the Program operation, providing optimal protection from inadvertent write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six byte load sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode, within T_{RC} .

Product Identification

The Product Identification mode identifies the devices as SST29SF512, SST29SF010, SST29SF020, SST29SF040 and SST29VF512, SST29VF010, SST29VF020, SST29VF040 and manufacturer as SST. This mode may be accessed by software operations. Users may use the Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 4 for software operation, Figure 11 for the Software ID Entry and Read timing diagram and Figure 18 for the Software ID Entry command sequence flowchart.

TABLE 1: PRODUCT IDENTIFICATION

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST29SF512	0001H	20H
SST29VF512	0001H	21H
SST29SF010	0001H	22H
SST29VF010	0001H	23H
SST29SF020	0001H	24H
SST29VF020	0001H	25H
SST29SF040	0001H	13H
SST29VF040	0001H	14H

T1.1 505

Product Identification Mode Exit/Reset

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read operation. Please note that the Software ID Exit command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 12 for timing waveform and Figure 18 for a flowchart.






FIGURE 1: PIN ASSIGNMENTS FOR 32-PIN PLCC






FIGURE 2: PIN ASSIGNMENTS FOR 32-PIN TSOP (8MM x 14MM)




FIGURE 3: PIN ASSIGNMENTS FOR 32-PIN PDIP



Preliminary Specifications

TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions			
A _{MS} ¹ -A ₀	Address Inputs	To provide memory addresses. During Sector-Erase $A_{\mbox{\scriptsize MS}}$ - $A_{\mbox{\scriptsize 8}}$ address lines will select the sector.			
DQ ₇ -DQ ₀	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.			
CE#	Chip Enable	To activate the device when CE# is low.			
OE#	Output Enable	To gate the data output buffers.			
WE#	Write Enable	To control the Write operations.			
V_{DD}	Power Supply	i i promat pomor capping i i i i i i i i i i i i i i i i i i	5.5V for SST29SF512/010/020/040 3.6V for SST29VF512/010/020/040		
V_{SS}	Ground				
NC	No Connection	Pin not connected internally			

T2.3 505

 $A_{MS} = A_{15}$ for SST29SF/VF512, A_{16} for SST29SF/VF010, A_{17} for SST29SF/VF020, and A_{18} for SST29SF/VF040

TABLE 3: OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	DQ	Address
Read	V _{IL}	V_{IL}	V _{IH}	D _{OUT}	A _{IN}
Program	V_{IL}	V_{IH}	V_{IL}	D _{IN}	A _{IN}
Erase	VIL	V _{IH}	V _{IL}	X ¹	Sector address, XXH for Chip-Erase
Standby	V_{IH}	Χ	Х	High Z	x
Write Inhibit	X	V_{IL}	Х	High Z/ D _{OUT}	x
	X	Χ	V_{IH}	High Z/ D _{OUT}	x
Product Identification					
Software Mode	V_{IL}	V_{IL}	V_{IH}		See Table 4

T3.4 505

1. X can be V_{IL} or V_{IH} , but no other value.

^{1.} A_{MS} = Most significant address



Preliminary Specifications

TABLE 4: SOFTWARE COMMAND SEQUENCE

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr ¹	Data	Addr ¹	Data								
Byte-Program	555H	AAH	2AAH	55H	555H	A0H	BA ²	Data				
Sector-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA _X ³	20H
Chip-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Software ID Entry ^{4,5}	555H	AAH	2AAH	55H	555H	90H						
Software ID Exit ⁶	XXH	F0H										
Software ID Exit ⁶	555H	AAH	2AAH	55H	555H	F0H						

T4.4 505

- 1. Address format A₁₄-A₀ (Hex),
 - Address A_{15} can be V_{IL} or V_{IH} , but no other value, for the Command sequence for SST29SF/VF512. Addresses A_{15} A_{16} can be V_{IL} or V_{IH} , but no other value, for the Command sequence for SST29SF/VF010. Addresses A_{15} A_{17} can be V_{IL} or V_{IH} , but no other value, for the Command sequence for SST29SF/VF020. Addresses A_{15} A_{18} can be V_{IL} or V_{IH} , but no other value, for the Command sequence for SST29SF/VF040.
- 2. BA = Program Byte address
- SA_X for Sector-Erase; uses A_{MS}-A₇ address lines for SST29SF/VFxxx A_{MS} = Most significant address
 - $A_{MS} = A_{15}$ for SST29SF/VF512, A_{16} for SST29SF/VF010, A_{17} for SST29SF/VF020, and A_{18} for SST29SF/VF040
- 4. The device does not remain in Software Product ID Mode if powered down.
- 5. With A_{MS} - A_1 =0; SST Manufacturer's ID= BFH, is read with A_0 = 0,
 - SST29SF512 Device ID = 20H, is read with $A_0 = 1$
 - SST29SF512 Device ID = 21H, is read with $A_0 = 1$
 - SST29SF010 Device ID = 22H, is read with $A_0 = 1$
 - SST29VF010 Device ID = 23H, is read with $A_0 = 1$
 - SST29SF020 Device ID = 24H, is read with $A_0 = 1$
 - SST29SF020 Device ID = 25H, is read with A_0 = 1 SST29SF040 Device ID = 13H, is read with A_0 = 1
 - SST29VF040 Device ID = 14H, is read with $A_0 = 1$
- 6. Both Software ID Exit operations are equivalent



Preliminary Specifications

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V _{DD} + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V _{DD} + 1.0V
Voltage on A ₉ Pin to Ground Potential	0.5V to 13.2V
Package Power Dissipation Capability (Ta = 25°C)	
Through Hold Lead Soldering Temperature (10 Seconds)	300°C
Output Short Circuit Current ¹	50 mA
1. Outputs shorted for no more than one second. No more than one output shorted at a time	

^{1.} Outputs shorted for no more than one second. No more than one output shorted at a time.

OPERATING RANGE FOR SST29SF512/010/020/040

Range	Ambient Temp	V_{DD}
Commercial 0°C to +70°C		5V±10%
Industrial	-40°C to +85°C	5V±10%

OPERATING RANGE FOR SST29VF512/010/020/040

Range	Ambient Temp	V_{DD}
Commercial	0°C to +70°C	2.7-3.6V
Industrial	-40°C to +85°C	2.7-3.6V

AC CONDITIONS OF TEST

Input Rise/Fall Time 5 ns	
Output Load $C_L =$	30 pF for 55 ns
Output Load $C_L =$	100 pF for 70 ns
See Figures 13, 14, and 15	

TABLE 5: DC OPERATING CHARACTERISTICS VDD = 5.0V±10% FOR SST29SFXXX

		I	imits		
Symbol	Parameter	Min	Max	Units	Test Conditions
I _{DD}	Power Supply Current				Address input=V _{IL} /V _{IH} , at f=1/T _{RC} Min V _{DD} =V _{DD} Max
	Read		20	mA	CE#=OE#=V _{IL} , WE#=V _{IH} , all I/Os open
	Write		20	mA	CE#=WE#=V _{IL} , OE#=V _{IH}
I _{SB1}	Standby V _{DD} Current (TTL input)		3	mA	CE#=V _{IH} , V _{DD} =V _{DD} Max
I_{SB2}	Standby V _{DD} Current (CMOS input)		100	μA	CE#=V _{IHC} , V _{DD} =V _{DD} Max
ILI	Input Leakage Current		1	μA	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
I_{LO}	Output Leakage Current		10	μA	V_{OUT} =GND to V_{DD} , V_{DD} = V_{DD} Max
V _{IL}	Input Low Voltage		0.8	V	V _{DD} =V _{DD} Min
V_{IH}	Input High Voltage	2.0		V	V _{DD} =V _{DD} Max
V_{IHC}	Input High Voltage (CMOS)	V _{DD} -0.3		V	V _{DD} =V _{DD} Max
V _{OL}	Output Low Voltage		0.4	V	I _{OL} =2.1 μA, V _{DD} =V _{DD} Min
V_{OH}	Output High Voltage	2.4		V	I _{OH} =-400 μA, V _{DD} =V _{DD} Min

T5.3 505



Preliminary Specifications

TABLE 6: DC OPERATING CHARACTERISTICS VDD = 2.7-3.6V FOR SST29VFXXX

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I _{DD}	Power Supply Current				Address input=V _{IL} /V _{IH} , at f=1/T _{RC} Min V _{DD} =V _{DD} Max
	Read		20	mA	CE#=OE#=V _{IL} , WE#=V _{IH} , all I/Os open
	Write		20	mA	CE#=WE#=V _{IL} , OE#=V _{IH}
I _{SB}	Standby V _{DD} Current		15	μΑ	CE#=V _{IHC} , V _{DD} =V _{DD} Max
ILI	Input Leakage Current		1	μA	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
I _{LO}	Output Leakage Current		10	μA	V _{OUT} =GND to V _{DD} , V _{DD} =V _{DD} Max
V_{IL}	Input Low Voltage		0.8	V	V _{DD} =V _{DD} Min
V_{IH}	Input High Voltage	0.7V _{DD}		V	V _{DD} =V _{DD} Max
V_{IHC}	Input High Voltage (CMOS)	V _{DD} -0.3		V	V _{DD} =V _{DD} Max
V _{OL}	Output Low Voltage		0.2	V	I _{OL} =100 μA, V _{DD} =V _{DD} Min
V _{OH}	Output High Voltage	V _{DD} -0.2		V	I _{OH} =-100 μA, V _{DD} =V _{DD} Min

T6.5 505

TABLE 7: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T _{PU-READ} 1	Power-up to Read Operation	100	μs
T _{PU-WRITE} ¹	Power-up to Program/Erase Operation	100	μs

T7.1 505

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 8: CAPACITANCE (Ta = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ¹	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C _{IN} ¹	Input Capacitance	$V_{IN} = 0V$	6 pF

T8.1 505

TABLE 9: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ¹	Endurance	10,000	Cycles	JEDEC Standard A117
T _{DR} ¹	Data Retention	100	Years	JEDEC Standard A103
I _{LTH} ¹	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78

T9.2 505

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



Preliminary Specifications

AC CHARACTERISTICS

TABLE 10: READ CYCLE TIMING PARAMETERS $V_{DD} = 5V \pm 10\% \text{ for SST29SF}_{XXX} \text{ and } 2.7 - 3.6V \text{ for SST29VF}_{XXX}$

		SST29SF	VFxxx-55	SST29SF	/VFxxx-70	
Symbol	Parameter	Min	Max	Min	Max	Units
T _{RC}	Read Cycle Time	55		70		ns
T _{CE}	Chip Enable Access Time		55		70	ns
T _{AA}	Address Access Time		55		70	ns
T _{OE}	Output Enable Access Time		30		35	ns
T_{CLZ}^1	CE# Low to Active Output	0		0		ns
T _{OLZ} 1	OE# Low to Active Output	0		0		ns
T _{CHZ} ¹	CE# High to High-Z Output		20		25	ns
T _{OHZ} ¹	OE# High to High-Z Output		20		25	ns
T _{OH} ¹	Output Hold from Address Change	0		0		ns

T10.5 505

TABLE 11: PROGRAM/ERASE CYCLE TIMING PARAMETERS

VDD = 5V±10%V FOR SST29SFXXX AND 2.7-3.6V FOR SST29VFXXX

Symbol	Parameter	Min	Max	Units
T _{BP}	Byte-Program Time		20	μs
T _{AS}	Address Setup Time	0		ns
T _{AH}	Address Hold Time	30		ns
T _{CS}	WE# and CE# Setup Time	0		ns
T _{CH}	WE# and CE# Hold Time	0		ns
T _{OES}	OE# High Setup Time	0		ns
T _{OEH}	OE# High Hold Time	10		ns
T _{CP}	CE# Pulse Width	40		ns
T_WP	WE# Pulse Width	40		ns
T _{WPH} ¹	WE# Pulse Width High	30		ns
T _{CPH} ¹	CE# Pulse Width High	30		ns
T_{DS}	Data Setup Time	40		ns
T _{DH} ¹	Data Hold Time	0		ns
T _{IDA} 1	Software ID Access and Exit Time		150	ns
T _{SE}	Sector-Erase		25	ms
T _{SCE}	Chip-Erase		100	ms

T11.6 505

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.






FIGURE 4: READ CYCLE TIMING DIAGRAM




FIGURE 5: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM






FIGURE 6: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM




FIGURE 7: DATA# POLLING TIMING DIAGRAM



Preliminary Specifications





FIGURE 8: TOGGLE BIT TIMING DIAGRAM



Note: The device also supports CE# controlled Sector-Erase operation. The WE# and CE# signals are interchangeable as long as minimum timings are met. (See Table 11)


AMS = Most significant address

A_{MS} = A₁₅ for SST29SF/VF512, A₁₆ for SST29SF/VF010, A₁₇ for SST29SF/VF020 and A₁₈ for SST29SF/VF040

FIGURE 9: WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM



Preliminary Specifications



Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are

interchageable as long as minimum timings are met. (See Table 11)

Note: A_{MS} = Most Significant Address

 $A_{MS} = A_{15}$ for SST29SF/VF512, A_{16} for SST29SF/VF010, A_{17} for SST29SF/VF020 and A_{18} for SST29SF/VF040

FIGURE 10: WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM




FIGURE 11: SOFTWARE ID ENTRY AND READ

21H for SST29VF512, 23H for SST29VF010, 25H for SST29VF020, 14H for SST29VF040







FIGURE 12: SOFTWARE ID EXIT AND RESET




Preliminary Specifications



AC test inputs are driven at V_{IHT} (3.0 V) for a logic "1" and V_{ILT} (0 V) for a logic "0". Measurement reference points for inputs and outputs are V_{IT} (1.5 V_{DD}) and V_{OT} (1.5 V_{DD}). Input rise and fall times (10% \leftrightarrow 90%) are <10 ns.

Note: V_{IT} - V_{INPUT} Test V_{OT} - V_{OUTPUT} Test V_{IHT} - V_{INPUT} HIGH Test V_{ILT} - V_{INPUT} LOW Test

FIGURE 13: AC INPUT/OUTPUT REFERENCE WAVEFORMS FOR SST29SFXXX



AC test inputs are driven at V_{IHT} (0.9 V_{DD}) for a logic "1" and V_{ILT} (0.1 V_{DD}) for a logic "0". Measurement reference points for inputs and outputs are V_{IT} (0.5 V_{DD}) and V_{OT} (0.5 V_{DD}). Input rise and fall times (10% \leftrightarrow 90%) are <5 ns.

Note: V_{IT} - V_{INPUT} Test V_{OT} - V_{OUTPUT} Test V_{IHT} - V_{INPUT} HIGH Test V_{ILT} - V_{INPUT} LOW Test

FIGURE 14: AC INPUT/OUTPUT REFERENCE WAVEFORMS FOR SST29VFXXX




FIGURE 15: TEST LOAD EXAMPLES






FIGURE 16: BYTE-PROGRAM ALGORITHM






FIGURE 17: WAIT OPTIONS






FIGURE 18: SOFTWARE ID COMMAND FLOWCHARTS







FIGURE 19: ERASE COMMAND SEQUENCE







Preliminary Specifications

SST29SF512 Valid combinations

SST29SF512-55-4C-NH	SST29SF512-55-4C-WH	
SST29SF512-70-4C-NH	SST29SF512-70-4C-WH	SST29SF512-70-4C-PH

SST29SF512-55-4I-NH SST29SF512-55-4I-WH SST29SF512-70-4I-NH SST29SF512-70-4I-WH

SST29VF512 Valid combinations

SST29VF512-55-4C-NH	SST29VF512-55-4C-WH
SST29VF512-70-4C-NH	SST29VF512-70-4C-WH
SST29VF512-55-4I-NH	SST29VF512-55-4I-WH
SST29VF512-70-4I-NH	SST29VF512-70-4I-WH

SST29SF010 Valid combinations

SST29SF010-55-4C-NH	SST29SF010-55-4C-WH	
SST29SF010-70-4C-NH	SST29SF010-70-4C-WH	SST29SF010-70-4C-PH
SST29SF010-55-4I-NH	SST29SF010-55-4I-WH	

SST29SF010-70-4I-NH SST29SF010-70-4I-WH

SST29VF010 Valid combinations

SST29VF010-55-4C-NH	SST29VF010-55-4C-WH
SST29VF010-70-4C-NH	SST29VF010-70-4C-WH
SST29VF010-55-4I-NH	SST29VF010-55-4I-WH
SST29VF010-70-4I-NH	SST29VF010-70-4I-WH

SST29SF020 Valid combinations

SST29SF020-55-4C-NH SST29SF020-70-4C-NH	SST29SF020-55-4C-WH SST29SF020-70-4C-WH	SST29SF020-70-4C-PH
SST29SF020-55-4I-NH SST29SF020-70-4I-NH	SST29SF020-55-4I-WH SST29SF020-70-4I-WH	

SST29VF020 Valid combinations

SST29VF020-55-4C-NH SST29VF020-70-4C-NH	SST29VF020-55-4C-WH SST29VF020-70-4C-WH
SST29VF020-55-4I-NH	SST29VF020-55-4I-WH
SST29VF020-70-4I-NH	SST29VF020-70-4I-WH

SST29SF040 Valid combinations

SST29SF040-55-4C-NH	SST29SF040-55-4C-WH	
SST29SF040-70-4C-NH	SST29SF040-70-4C-WH	SST29SF040-70-4C-PH
SST29SF040-55-4I-NH	SST29SF040-55-4I-WH	

SST29SF040-70-4I-WH

SST29VF040 Valid combinations

SST29SF040-70-4I-NH


SST29VF040-55-4C-NH SST29VF040-70-4C-NH	SST29VF040-55-4C-WH SST29VF040-70-4C-WH
SST29VF040-55-4I-NH	SST29VF040-55-4I-WH
SST29VF040-70-4I-NH	SST29VF040-70-4I-WH

Example: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.




Preliminary Specifications

PACKAGING DIAGRAMS




32-PIN PLASTIC LEAD CHIP CARRIER (PLCC) SST PACKAGE CODE: NH



32-PIN THIN SMALL OUTLINE PACKAGE (TSOP) 8MM X 14MM SST PACKAGE CODE: WH



Preliminary Specifications



32-PIN PLASTIC DUAL-IN-LINE PACKAGE (PDIP)

SST PACKAGE CODE: PH