

# **ST24LC21**

# 1Kb (x8) DUAL MODE SERIAL EEPROM for VESA Plug&Play

**NOT FOR NEW DESIGN** 

- 1 MILLION ERASE/WRITE CYCLES
- 40 YEARS DATA RETENTION
- 2.5V to 5.5V SINGLE SUPPLY VOLTAGE
- 400k Hz COMPATIBILITY OVER the FULL RANGE of SUPPLY VOLTAGE
- TWO WIRE SERIAL INTERFACE I<sup>2</sup>C BUS COMPATIBLE
- PAGE WRITE (up to 8 BYTES)
- BYTE, RANDOM and SEQUENTIAL READ MODES
- SELF TIMED PROGRAMMING CYCLE
- AUTOMATIC ADDRESS INCREMENTING
- ENHANCED ESD/LATCH UP PERFORMANCES
- ST24LC21 is replaced by the ST24LC21B




Figure 1. Logic Diagram


#### **DESCRIPTION**

The ST24LC21 is a 1K bit electrically erasable programmable memory (EEPROM), organized by 8 bits. This device can operate in two modes: Transmit Only mode and I<sup>2</sup>C bidirectional mode. When powered, the device is in Transmit Only mode with EEPROM data clocked out from the rising edge of the signal applied on VCLK.

The device will switch to the I<sup>2</sup>C bidirectional mode upon the falling edge of the signal applied on SCL pin. The ST24LC21 cannot switch from the I<sup>2</sup>C bidirectional mode to the Transmit Only mode (except when the power supply is removed). The device operates with a power supply value as low as 2.5V. Both Plastic Dual-in-Line and Plastic Small Outline packages are available.


Table 1. Signal Names

SDA	Serial Data Address Input/Output
SCL	Serial Clock (I <sup>2</sup> C mode)
Vcc	Supply Voltage
V <sub>SS</sub>	Ground
VCLK	Clock Transmit only mode




June 1997 1/18

Figure 2A. DIP Pin Connections



Warning: NC = Not Connected

Figure 2B. SO Pin Connections



Warning: NC = Not Connected

Table 2. Absolute Maximum Ratings (1)

Symbol	F	Value	Unit		
TA	Ambient Operating Temperature grade 1			0 to 70	°C
T <sub>STG</sub>	Storage Temperature			-65 to 150	°C
T <sub>LEAD</sub>	Lead Temperature, Soldering	(SO8 package) (PSDIP8 package)	40 sec 10 sec	215 260	°C
V <sub>IO</sub>	Input or Output Voltages			-0.3 to 6.5	V
Vcc	Supply Voltage			–0.3 to 6.5	V
V <sub>ESD</sub>	Electrostatic Discharge Voltage (	4000	V		
V E2D	Electrostatic Discharge Voltage (	Machine model) (3)		500	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents. 2. MIL-STD-883C, 3015.7 (100pF, 1500  $\Omega$ ). 3. EIAJ IC-121 (Condition C) (200pF, 0  $\Omega$ ).

**Table 3. Device Select Code** 

	Device Code				Chip Enable			$R\overline{W}$
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Device Select	1	0	1	0	Х	Х	Х	$R\overline{W}$

Note: The MSB b7 is sent first.

X = 0 or 1.





Figure 3. Transmit Only Mode Waveforms

**Table 4. Operating Modes** 

Mode	RW bit	VCLK	Bytes	Initial Sequence
Current Address Read	'1'	Х	1	START, Device Select, RW = '1'
Random Address Read	'0'	Х	1	START, Device Select, RW = '0', Address,
Nandom Address Nead	'1'	Х	'	reSTART, Device Select, RW = '1'
Sequential Read	'1'	Х	1 to 128	Similar to Current or Random Mode
Byte Write	'0'	V <sub>IH</sub>	1	START, Device Select, RW = '0'
Page Write	'0'	V <sub>IH</sub>	8	START, Device Select, RW = '0'

Note:  $X = V_{IH} \text{ or } V_{IL}$ 

Figure 4. Transition Mode Waveforms



#### **Transmit Only Mode**

After a Power-up, the device is in the Transmit Only mode. A proper initialization sequence must supply nine clock pulses on the VCLK pin (in order to internally synchronize the device). During this initialization sequence, the SDA pin is in high impedance. On the rising edge of the tenth pulse applied on VCLK pin, the device will output the first bit of byte located at address 00h (most significant bit first).

A byte is clocked out (on SDA pin) with nine clock pulses on VCLK: 8 clock pulses for the data byte and one extra clock pulse for a Don't Care bit.

As long as the SCL pin is held high, each byte of the memory array is transmitted serially on the SDA pin with an automatic address increment.

When the last byte is transmitted, the address counter will roll-over to location 00h.

#### I<sup>2</sup>C Bidirectional Mode

The device can be switched from Transmit Only mode to I<sup>2</sup>C Bidirectional mode by applying a valid high to low transition on the SCL pin (see Figure 4).

When the device is in the I2C Bidirectional mode, the VCLK input enables (or inhibits) the execution of any write instruction: if VCLK = 1, write instructions are executed; if VCLK = 0, write instructions are not executed.

The device is compatible with the I<sup>2</sup>C standard, two wire serial interface which uses a bi-directional data

bus and serial clock. The device carries a built-in 4 bit, unique device identification code (1010) corresponding to the I<sup>2</sup>C bus definition.

The device behaves as a slave device in the I<sup>2</sup>C protocol with all memory operations synchronized by the serial clock. Read and write operations are initiated by a START condition generated by the bus master. The START condition is followed by a stream of 7 bits (identification code 1010XXX), plus one read/write bit and terminated by an acknowledge bit.

When writing data to the memory it responds to the 8 bits received by asserting an acknowledge bit during the 9th bit time. When data is read by the bus master, it acknowledges the receipt of the data bytes in the same way. Data transfers are terminated with a STOP condition.

Power On Reset:  $V_{CC}$  lock out write protect. In order to prevent data corruption and inadvertent write operations during power up, a Power On Reset (POR) circuit is implemented. Until the  $V_{CC}$  voltage has reached the POR threshold value, the internal reset is active, all operations are disabled and the device will not respond to any command. In the same way, when  $V_{CC}$  drops down from the operating voltage to below the POR threshold value, all operations are disabled and the device will not respond to any command. A stable  $V_{CC}$  must be applied before applying any logic signal.

#### SIGNAL DESCRIPTIONS

I<sup>2</sup>C Serial Clock (SCL). The SCL input pin is used to synchronize all data in and out of the memory. A resistor can be connected from the SCL line to V<sub>CC</sub> to act as a pull up (see Figure 5).

Transmit Only Clock (VCLK). The VCLK input pin is used to synchronize data out when the ST24LC21 is in Transmit Only mode. The VCLK input offers also a Write Enable (active high) function when the ST24LC21 is in I<sup>2</sup>C bidirectional mode.

**Serial Data (SDA).** The SDA pin is bi-directional and is used to transfer data in or out of the memory. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A resistor must be connected from the SDA bus line to  $V_{CC}$  to act as pull up (see Figure 5).

### **DEVICE OPERATION**

#### I<sup>2</sup>C Bus Background

The ST24LC21 supports the I<sup>2</sup>C protocol. This protocol defines any device that sends data onto the bus as a transmitter and any device that reads the data as a receiver. The device that controls the data transfer is known as the master and the other as the slave. The master will always initiate a data transfer and will provide the serial clock for synchronisation. The ST24LC21 are always slave devices in all communications.

Start Condition. START is identified by a high to low transition of the SDA line while the clock SCL is stable in the high state. A START condition must precede any command for data transfer. Except during a programming cycle, the ST24LC21 continuously monitor the SDA and SCL signals for a START condition and will not respond unless one is given.

Stop Condition. STOP is identified by a low to high transition of the SDA line while the clock SCL is stable in the high state. A STOP condition terminates communication between the ST24LC21 and the bus master. A STOP condition at the end of a Read command forces the standby state. A STOP condition at the end of a Write command triggers the internal EEPROM write cycle.

Acknowledge Bit (ACK). An acknowledge signal is used to indicate a successfull data transfer. The bus transmitter, either master or slave, will release the SDA bus after sending 8 bits of data. During the 9th clock pulse period the receiver pulls the SDA bus low to acknowledge the receipt of the 8 bits of data.




Figure 5. Maximum R<sub>L</sub> Value versus Bus Capacitance (C<sub>BUS</sub>) for an I<sup>2</sup>C Bus

Table 5. Input Parameters <sup>(1)</sup> (T<sub>A</sub> = 25  $^{\circ}$ C, f = 100 kHz )

Symbol	Parameter	Test Condition	Min	Max	Unit
$C_{IN}$	Input Capacitance (SDA)			8	pF
C <sub>IN</sub>	Input Capacitance (other pins)			6	pF
t <sub>LP</sub>	Low-pass filter input time constant (SDA and SCL)			300	ns

Note: 1. Sampled only, not 100% tested.

Table 6. DC Characteristics ( $T_A = 0$  to 70 °C;  $V_{CC} = 2.5V$  to 5.5V)

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±2	μΑ
I <sub>LO</sub>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$ SDA in Hi-Z		±2	μΑ
Icc	Supply Current	$V_{CC}$ = 5V, $f_C$ = 400kHz (Rise/Fall time < 10ns)		2	mA
	Supply Current	$V_{CC} = 2.5V$ , $f_C = 400kHz$		1	mA
I <sub>CC1</sub>	Supply Current (Standby)	$V_{IN} = V_{SS} \text{ or } V_{CC},$ $V_{CC} = 5V$		100	μΑ
icci	Cupply Culterit (Clariday)	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5V$ , $f_C = 400kHz$		300	μΑ
I <sub>CC2</sub>	Supply Current (Standby)	$V_{IN} = V_{SS} \text{ or } V_{CC},$ $V_{CC} = 2.5V$		5	μΑ
1002		$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5V$ , $f_C = 400kHz$		50	μΑ
V <sub>IL</sub>	Input Low Voltage (SCL, SDA)		-0.3	0.3 V <sub>CC</sub>	V
V <sub>IH</sub>	Input High Voltage (SCL, SDA)		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 1	V
VIL	Input Low Voltage (VCLK)	2.5V ≤ V <sub>CC</sub> ≤ 4V	-0.3	0.2 V <sub>CC</sub>	V
V IL	input Low Voltage (VOLIX)	V <sub>CC</sub> > 4V	-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage (VCLK)		2	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 3mA		0.4	V
V OL	Output Low Vollage	I <sub>OL</sub> = 6mA, V <sub>CC</sub> = 5V		0.6	V

Table 7. AC Characteristics, I<sup>2</sup>C Bidirectional Mode for Clock Frequency = 400kHz ( $T_A = 0$  to 70 °C;  $V_{CC} = 2.5 V$  to 5.5V)

Symbol	Alt	Parameter	Min	Max	Unit
t <sub>CH1CH2</sub> (1)	t <sub>R</sub>	Clock Rise Time		300	ns
t <sub>CL1CL2</sub> (1)	t <sub>F</sub>	Clock Fall Time		300	ns
t <sub>DH1DH2</sub> (1)	t <sub>R</sub>	SDA Rise Time	20	300	ns
t <sub>DL1DL2</sub> (1)	t <sub>F</sub>	SDA Fall Time	20	300	ns
t <sub>CHDX</sub> (2)	t <sub>SU:STA</sub>	Clock High to Input Transition	600		ns
tchcl	t <sub>HIGH</sub>	Clock Pulse Width High	600		ns
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Input Low to Clock Low (START)	600		ns
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Clock Low to Input Transition	0		μs
tclch	t <sub>LOW</sub>	Clock Pulse Width Low	1.3		μs
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Input Transition to Clock Transition	100		ns
tchdh	tsu:sто	Clock High to Input High (STOP)	600		ns
t <sub>DHDL</sub>	t <sub>BUF</sub>	Input High to Input Low (Bus Free)	1.3		μs
t <sub>CLQV</sub>	t <sub>AA</sub>	Clock Low to Data Out Valid	200	900	ns
t <sub>CLQX</sub>	t <sub>DH</sub>	Clock Low to Data Out Transition	200		ns
f <sub>C</sub>	f <sub>SCL</sub>	Clock Frequency		400	kHz
t <sub>W</sub>	t <sub>WR</sub>	Write Time		10	ms

Notes: 1. Sampled only, not 100% tested.

**Data Input.** During data input the ST24LC21 sample the SDA bus signal on the rising edge of the clock SCL. Note that for correct device operation the SDA signal must be stable during the clock low to high transition and the data must change ONLY when the SCL line is low.

**Memory Addressing.** To start communication between the bus master and the slave ST24LC21, the master must initiate a START condition. Following this, the master sends onto the SDA bus line 8 bits (MSB first) corresponding to the device select code (7 bits) and a READ or WRITE bit. The 4 most significant bits of the device select code are the device type identifier, corresponding to the  $I^2C$  bus definition. For these memories the 4 bits are fixed as 1010b. The following 3 bits are Don't Care. The 8th bit sent is the read or write bit (RW), this bit is set to '1' for read and '0' for write operations. If a match is found, the corresponding memory will acknowledge the identification on the SDA bus during the 9th bit time.

#### **Write Operations**

Following a START condition the master sends a device select code with the  $R\overline{W}$  bit reset to '0'. The memory acknowledges this and waits for a byte address. After receipt of the byte address the device again responds with an acknowledge.

In I<sup>2</sup>C bidirectional mode, any write command with VCLK = 0 will not modify data and will be acknowledged on data bytes, as shown in Figure 11.

**Byte Write.** In the Byte Write mode the master sends one data byte, which is acknowledged by the memory. The master then terminates the transfer by generating a STOP condition.

Page Write. The Page Write mode allows up to 8 bytes to be written in a single write cycle, provided that they are all located in the same 'row' in the memory: that is the most significant memory address bits are the same. The master sends from one up to 8 bytes of data, which are each acknowledged by the memory.

<sup>2.</sup> For a reSTART condition, or following a write cycle.

Table 8. AC Characteristics, I²C Bidirectional Mode for Clock Frequency = 100kHz ( $T_A = 0$  to 70 °C;  $V_{CC} = 2.5V$  to 5.5V)

Symbol	Alt	Parameter	Min	Max	Unit
t <sub>CH1CH2</sub>	t <sub>R</sub>	Clock Rise Time		1	μs
t <sub>CL1CL2</sub>	t <sub>F</sub>	Clock Fall Time		300	ns
t <sub>DH1DH2</sub>	t <sub>R</sub>	Input Rise Time		1	μs
t <sub>DL1DL1</sub>	t <sub>F</sub>	Input Fall Time		300	ns
t <sub>CHDX</sub> (1)	t <sub>SU:STA</sub>	Clock High to Input Transition	4.7		μs
t <sub>CHCL</sub>	tніgн	Clock Pulse Width High	4		μs
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Input Low to Clock Low (START)	4		μs
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Clock Low to Input Transition	0		μs
tclch	t <sub>LOW</sub>	Clock Pulse Width Low	4.7		μs
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Input Transition to Clock Transition	250		ns
tснрн	tsu:sто	Clock High to Input High (STOP)	4.7		μs
t <sub>DHDL</sub>	t <sub>BUF</sub>	Input High to Input Low (Bus Free)	4.7		μs
t <sub>CLQV</sub> (2)	t <sub>AA</sub>	Clock Low to Next Data Out Valid	0.3	3.5	μs
t <sub>CLQX</sub>	t <sub>DH</sub>	Data Out Hold Time	300		ns
f <sub>C</sub>	f <sub>SCL</sub>	Clock Frequency		100	kHz
tw	t <sub>WR</sub>	Write Time		10	ms

Table 9. AC Characteristics, Transmit-only Mode (TA = 0 to 70  $^{\circ}\text{C}; \text{ V}_{\text{CC}} = 2.5 \text{V to } 5.5 \text{V})$ 


Symbol	Alt	Parameter	Min	Max	Unit
t <sub>VCHQX</sub>	t <sub>VAA</sub>	Output Valid from VCLK		500	ns
t <sub>VCHVCL</sub>	t <sub>VHIGH</sub>	VCLK High Time	600		ns
tvctvch	t <sub>VLOW</sub>	VCLK Low Time	1.3		μs
t <sub>CLQZ</sub>	t <sub>VHZ</sub>	Mode Tansition Time		500	ns
t <sub>VPU</sub> (1,2)		Transmit-only Power-up Time	0		ns
t <sub>VH1VH2</sub> (2)	t <sub>R</sub>	VCLK Rise Time		1	μs
t <sub>VL1VL2</sub> (2)	t <sub>F</sub>	VCLK Fall Time		1	μs

Notes: 1. For a reSTART condition, or following a write cycle.

2. The minimum value delays the falling/rising edge of SDA away from SCL = 1 in order to avoid unwanted START and/or STOP

Notes: 1. Refer to Figure 3. 2. Sampled only, not 100% tested.

Figure 6. AC Waveforms



# **AC MEASUREMENT CONDITIONS**

Input Rise and Fall Times ≤ 50ns

Input Pulse Voltages SDA, SCL 0.2V<sub>CC</sub> to 0.8V<sub>CC</sub>

Input Pulse Voltages V<sub>CLK</sub> 0.4V to 2V

Input and Output Timing Ref. Voltages  $0.3V_{CC}$  to  $0.7V_{CC}$ 





Figure 8. I<sup>2</sup>C Bus Protocol






Figure 9. Write Cycle Polling using ACK

#### **DEVICE OPERATIONS** (cont'd)

After each byte is transfered, the internal byte address counter (3 least significant bits only) is incremented. The transfer is terminated by the master generating a STOP condition. Care must be taken to avoid address counter 'roll-over' which could result in data being overwritten. Note that, for any write mode, the generation by the master of the STOP condition starts the internal memory program cycle. All inputs are disabled until the completion of this cycle and the memory will not respond to any request.

Minimizing System Delays by Polling On ACK. During the internal write cycle, the memory disconnects itself from the bus in order to copy the data from the internal latches to the memory cells. The maximum value of the write time (tw) is given in the

AC Characteristics table, since the typical time is shorter, the time seen by the system may be reduced by an ACK polling sequence issued by the master. The sequence is as follows:

- Initial condition: a Write is in progress (see Figure 9).
- Step 1: the Master issues a START condition followed by a Device Select byte (1st byte of the new instruction).
- Step 2: if the memory is busy with the internal write cycle, no ACK will be returned and the master goes back to Step 1. If the memory has terminated the internal write cycle, it will respond with an ACK, indicating that the memory is ready to receive the second part of the next instruction (the first byte of this instruction was already sent during Step 1).




Figure 10. Write Modes Sequence

#### **Read Operations**

On delivery, the memory content is set at all "1's" (or FFh).

Current Address Read. The memory has an internal byte address counter. Each time a byte is read, this counter is incremented. For the Current Address Read mode, following a START condition, the master sends a memory address with the RW bit set to '1'. The memory acknowledges this and outputs the byte addressed by the internal byte address counter. This counter is then incremented. The master does NOT acknowledge the byte out-

put, but terminates the transfer with a STOP condition.

Random Address Read. A dummy write is performed to load the address into the address counter, see Figure 12. This is followed by another START condition from the master and the byte address is repeated with the  $R\overline{W}$  bit set to '1'. The memory acknowledges this and outputs the byte addressed. The master does NOT acknowledge the byte output, but terminates the transfer with a STOP condition.





Figure 11. Inhibited Write when  $V_{CLK} = 0$ 

Sequential Read. This mode can be initiated with either a Current Address Read or a Random Address Read. However, in this case the master DOES acknowledge the data byte output and the memory continues to output the next byte in sequence. To terminate the stream of bytes, the master must NOT acknowledge the last byte output, but MUST generate a STOP condition. The output data is from consecutive byte addresses, with the internal byte address counter automat-

ically incremented after each byte output. After a count of the last memory address, the address counter will 'roll- over' and the memory will continue to output data.


**Acknowledge in Read Mode.** In all read modes the ST24LC21 wait for an acknowledge during the 9th bit time. If the master does not pull the SDA line low during this time, the ST24LC21 terminate the data transfer and switches to a standby state.

Figure 12. Read Modes Sequence



Note: \* The 7 Most Significant bits of DEV SEL bytes of a Random Read (1st byte and 3rd byte) must be identical.

# **ORDERING INFORMATION SCHEME**




Devices are shipped from the factory with the memory content set at all "1's" (FFh).

For a list of available options (Package, etc...) or for further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

PSDIP8 - 8 pin Plastic Skinny DIP, 0.25mm lead frame

Symb		mm		inches		
Symb	Тур	Min	Max	Тур	Max	
А		3.90	5.90		0.154	0.232
A1		0.49	-		0.019	-
A2		3.30	5.30		0.130	0.209
В		0.36	0.56		0.014	0.022
B1		1.15	1.65		0.045	0.065
С		0.20	0.36		0.008	0.014
D		9.20	9.90		0.362	0.390
Е	7.62	-	-	0.300	_	_
E1		6.00	6.70		0.236	0.264
e1	2.54	_	_	0.100	_	_
eA		7.80	_		0.307	_
eB			10.00			0.394
L		3.00	3.80		0.118	0.150
N		8			8	

PSDIP8




Drawing is not to scale

SO8 - 8 lead Plastic Small Outline, 150 mils body width

Symb		mm		inches			
Syllib	Тур	Min	Max	Тур	Min	Max	
А		1.35	1.75		0.053	0.069	
A1		0.10	0.25		0.004	0.010	
В		0.33	0.51		0.013	0.020	
С		0.19	0.25		0.007	0.010	
D		4.80	5.00		0.189	0.197	
Е		3.80	4.00		0.150	0.157	
е	1.27	_	_	0.050	_	-	
Н		5.80	6.20		0.228	0.244	
h		0.25	0.50		0.010	0.020	
L		0.40	0.90		0.016	0.035	
α		0°	8°		0°	8°	
N		8			8		
СР			0.10			0.004	

SO8



Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1997 SGS-THOMSON Microelectronics - All Rights Reserved

Purchase of I<sup>2</sup>C Components by SGS-THOMSON Microelectronics, conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in an I<sup>2</sup>C system, is granted provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.