


FEATURES

- 25Ω cut-off bus outputs
- 50Ω receiver outputs
- Transmit and receive registers with separate clocks
- 1500ps max. delay from CLK1 to Bus Outputs (BUS)
- 1500ps max. delay from CLK2 to Receiver Outputs (Q)
- Individual bus enable pins
- Internal 75KΩ input pull-down resistors
- Voltage and temperature compensation for improved noise immunity
- Industry standard 100K ECL levels
- Extended supply voltage option:
VEE = -4.2V to -5.5V
- Available in 28-pin PLCC package

DESCRIPTION

The SY100S891 is a 5-bit registered transceiver containing five bus transceivers with both transmit and receive registers. The bus outputs (BUS₀ – BUS₄) are specified for driving a 25 ohm bus and the receive outputs (Q₀ – Q₄) are specified for driving a 50 ohm line. The bus outputs have a normal high level output voltage and a normal low level output voltage when the bus enable (BUSEN₀ – BUSEN₄) is high. However, the output is switched to a cut-off level when a bus-enable is low. This cut-off level is sufficiently low that a relatively high impedance is presented to the bus in order to minimize reflections. There is one bus-enable for each bus driver; a clock (CLK₁) which is common to all five bus driver registers; and a separate clock (CLK₂) which is common to all five receive registers. Data at the D inputs is clocked to the Bus register by a positive transition of CLK₁ and data on the bus is clocked into the Receiver register by a positive transition of CLK₂. A high on the Master Reset clears all registers.


PIN CONFIGURATION



PIN NAMES

| Pin | Function |
|---------------------------------|------------------------|
| BUSEN ₀₋₄ | Bus Enable Inputs |
| D ₀ – D ₄ | Data Inputs |
| CLK ₁ | Bus Driver Clock Input |
| CLK ₂ | Receive Register Clock |
| MR | Master Reset |
| Q ₀ – Q ₄ | Bus Receive Outputs |
| BUS ₀₋₄ | Bus Outputs |

BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS

$V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
|------------------|------------------------------|-------|-------|-------|------|--|
| V _{CUT} | Cut-off Bus Output Voltage | -2200 | -2160 | -2100 | mV | V _{IN} = V _{IH} (Max.) or V _{IL} (Min.) Loading with 25Ω to -2.20V |
| V _{OH} | Output HIGH Voltage Bus | -1025 | -955 | -880 | mV | V _{IN} = V _{IH} (Max.) or V _{IL} (Min.) Loading with 25Ω to -2.0V |
| V _{OL} | Output LOW Voltage Bus | -1810 | -1705 | -1620 | mV | |
| V _{OHA} | Output HIGH Voltage Bus | -1035 | — | — | mV | |
| V _{OLA} | Output LOW Voltage Bus | — | — | -1610 | mV | |
| V _{OH} | Output HIGH Voltage Receiver | -1025 | -955 | -880 | mV | V _{IN} = V _{IH} (Max.) or V _{IL} (Min.) Loading with 50Ω to -2.0V |
| V _{OL} | Output LOW Voltage Receiver | -1810 | -1705 | -1620 | mV | |
| V _{OHA} | Output HIGH Voltage Receiver | -1035 | — | — | mV | |
| V _{OLA} | Output LOW Voltage Receiver | — | — | -1610 | mV | |
| V _{IH} | Input HIGH Voltage | -1165 | — | -880 | mV | Guaranteed HIGH Signal for All Inputs |
| V _{IL} | Input LOW Voltage | -1810 | — | -1475 | mV | Guaranteed LOW Signal for All Inputs |
| I _{IL} | Input LOW Current | 0.5 | — | — | μA | V _{IN} = V _{IL} (Min.) |
| I _{IH} | Input High Current | — | — | 150 | μA | V _{IN} = V _{IH} (Max.) |
| I _{EE} | Power Supply Current | -216 | — | — | mA | Inputs Open |
| C _{IN} | Input Pin Capacitance | — | 4 | — | pF | |
| C _{OUT} | Output Pin Capacitance | — | 5 | — | pF | |

AC ELECTRICAL CHARACTERISTICS

$V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$

| Symbol | Parameter | $T_A = 0^\circ C$ | | | $T_A = +25^\circ C$ | | | $T_A = +85^\circ C$ | | | Unit | Condition |
|--------------|--|-------------------|------|------|---------------------|------|------|---------------------|------|------|------|-----------|
| | | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | | |
| tPLH tPHL | Propagation Delay ⁽¹⁾ CLK1 to Bus | 600 | 1000 | 1500 | 600 | 1000 | 1500 | 600 | 1000 | 1500 | ps | |
| tPLH tPHL | Propagation Delay ⁽²⁾ CLK2 to Q | 500 | 800 | 1200 | 500 | 800 | 1200 | 500 | 800 | 1200 | ps | |
| tPLH tPHL | Propagation Delay ⁽¹⁾ BUSEN to Bus | 500 | 800 | 1200 | 500 | 800 | 1200 | 500 | 800 | 1200 | ps | |
| tPLH tPHL | Propagation Delay ⁽¹⁾ Master Reset to Bus | 600 | 1000 | 1500 | 600 | 1000 | 1500 | 600 | 1000 | 1500 | ps | |
| tPLH tPHL | Propagation Delay ⁽²⁾ Master Reset to Q | 500 | 800 | 1200 | 500 | 800 | 1200 | 500 | 800 | 1200 | ps | |
| tS | Set-up Time Bus Wrt CLK2 D Wrt CLK1 | — | — | 400 | — | — | 400 | — | — | 400 | ps | |
| | | — | — | 400 | — | — | 400 | — | — | 400 | | |
| tREL | Master Reset Release Time | — | — | 1000 | — | — | 1000 | — | — | 1000 | ps | |
| tH | Hold Time Bus Wrt CLK2 D Wrt CLK1 | — | — | 400 | — | — | 400 | — | — | 400 | ps | |
| | | — | — | 400 | — | — | 400 | — | — | 400 | | |
| tr | Output Rise Time Bus ⁽³⁾ Q ⁽⁴⁾ | 500 | — | 1000 | 500 | — | 1000 | 500 | — | 1000 | ps | |
| | | 300 | — | 900 | 300 | — | 900 | 300 | — | 900 | | |
| tf | Output Fall Time Bus ⁽³⁾ Q ⁽⁴⁾ | 500 | — | 1000 | 500 | — | 1000 | 500 | — | 1000 | ps | |
| | | 300 | — | 900 | 300 | — | 900 | 300 | — | 900 | | |
| tskew | Skew (Maximum difference between slowest and fastest path) | — | 100 | — | — | 100 | — | — | 100 | — | ps | |


NOTES:

1. Loaded with 25Ω to $-2.0V$
2. Loaded with 50Ω to $-2.0V$
3. 25Ω Load
4. 50Ω Load

PRODUCT ORDERING CODE

| Ordering Code | Package Type | Operating Range |
|---------------|--------------|-----------------|
| SY100S891JC | J28-1 | Commercial |
| SY100S891JCTR | J28-1 | Commercial |

28 LEAD PLCC (J28-1)



- NOTES:**
1. DIMENSIONS ARE IN INCHES[MM].
 2. CONTROLLING DIMENSION: INCHES.
 3. DIMENSION DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS, EITHER OF WHICH SHALL NOT EXCEED 0.008[0.203].
 4. LEAD DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION.
 5. MAXIMUM AND MINIMUM SPECIFICATIONS ARE INDICATED AS FOLLOWS: MAX/MIN
 6. PACKAGE TOP DIMENSION MAY BE SLIGHTLY SMALLER THAN BOTTOM DIMENSION.

Rev. 03

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2000 Micrel Incorporated