

General Description

TC35821F supports SONET STS-3c(SDH STM-1), STS-1 and STS-1/2. The following sections 1.1-1.5 review the frame format, frame overhead, error status, alarm signaling and performance monitoring.


Features

- Up to Idle/unassigned cells discarded in PHY-to-ATM interface, forwarded in ATM-to-PHY interface
- SONET STS-3c, STS-1, STS-1/2 and SDH STM-1
- 155.52 MHz P-ECL serial network interface
- On-chip clock recovery / transmit clock synthesis
- Frame data scramble / descramble
- Frame overhead analysis / generation
- ATM cell header error correction
- ATM cell payload scramble / descramble
- UTOPIA level -1 and level-2 interface
- 19.44 MHz internal operation
- 0.6 mm CMOS technology
- 5.0 V single power supply
- 144 pin plastic quad flat package
- Operating temperature: 0 to 70-C

Applications

- NIC and Switch/Router

Block Diagram



Copyright (C)1999 TOSHIBA CORPORATION. All Rights Reserved.

CAUTION

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of third parties which may result from its use. Neither the implication nor any other use of the information contained in this document shall constitute an assignment of, or an agreement to assign, or a license of any Intellectual Property Rights of TOSHIBA CORPORATION or others. The products described in this document are subject to trade laws and exchange and export control regulations.