

### 524,288 WORD X 8 BIT DYNAMIC RAM

#### DESCRIPTION

The TC514800AJLL/AFTLL is the new generation dynamic RAM organized 524,288 word by 8 bit. The TC514800AJLL/AFTLL utilizes Toshiba's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514800AJLL/AFTLL to be packaged in a standard 28 pin plastic SOJ, and 28 pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of  $5V \pm 10\%$  tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

#### FEATURES

- 524,288 word by 8 bit organization
- Fast access time and cycle time
- Single power supply of  $5V \pm 10\%$  with a built-in  $V_{BB}$  generator
- Low Power
  - 578mW MAX. Operating (TC514800AJLL/AFTLL-70)
  - 495mW MAX. Operating (TC514800AJLL/AFTLL-80)
  - 1.1mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write,  $\overline{CAS}$  before  $\overline{RAS}$  refresh,  $\overline{RAS}$ -only refresh, Hidden refresh, Self Refresh
- Fast Page Mode capability
- All inputs and outputs TTL compatible
- 1024 refresh cycles/128ms
- Package TC514800AJLL : SOJ28-P-400  
TC514800AFTLL : TSOP28-P-400

#### KEY PARAMETERS

ITEM	TC514800AJLL/AFTLL	
	-70	-80
$t_{RAC}$ $\overline{RAS}$ Access Time	70ns	80ns
$t_{AA}$ Column Address Access Time	35ns	40ns
$t_{CAC}$ $\overline{CAS}$ Access Time	20ns	20ns
$t_{RC}$ Cycle Time	130ns	150ns
$t_{PC}$ Fast Page Mode Cycle Time	45ns	50ns


# TC514800AJLL/AFTLL-70/80

## PIN NAME


A0~A8, A9R	Address Inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
WRITE	Read/Write Input
$\overline{\text{OE}}$	Output Enable
I/O1~I/O8	Data Input/Output
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No Connection

## PIN CONNECTION (TOP VIEW)


Plastic SOJ



Plastic TSOP  
(Normal Bend Type)



**BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS**

ITEM	SYMBOL	RATING	UNIT	NOTE
Input Voltage	$V_{IN}$	-1~7	V	1
Output Voltage	$V_{OUT}$	-1~7	V	1
Power Supply Voltage	$V_{CC}$	-1~7	V	1
Operating Temperature	$T_{OPR}$	0~70	$^{\circ}C$	1
Storage Temperature	$T_{STG}$	-55~150	$^{\circ}C$	1
Soldering Temperature • Time	$T_{SOLDER}$	260 • 10	$^{\circ}C \cdot sec$	1
Power Dissipation	$P_D$	700	mW	1
Short Circuit Output Current	$I_{OUT}$	50	mA	1

**RECOMMENDED D.C. OPERATING CONDITIONS (Ta = 0~70°C)**

SYMBOL	PARAMETER	MIN.	TYP	MAX	UNIT	NOTE
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V	2
V <sub>IH</sub>	Input High Voltage	2.4	-	6.5	V	2
V <sub>IL</sub>	Input Low Voltage (A0~A8, A9R, RAS, CAS, WRITE, OE)	-1.0*1	-	0.8	V	2
V <sub>IL</sub>	Input Low Voltage (I/O1~I/O8)	-0.5*2	-	0.8	V	2

\*1 -2.5V at pulse width ≤ 20ns

\*2 -2.0V at pulse width ≤ 20ns

**D.C. ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V ± 10%, Ta = 0~70°C)**

SYMBOL	PARAMETER	MIN.	MAX	UNIT	NOTE	
I <sub>CC1</sub>	OPERATING CURRENT Average Power Supply Operating Current (RAS, CAS, Address Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN.)	TC514800AJLL/AFTL-70	-	105	mA	3,4 5
		TC514800AJLL/AFTL-80	-	90		
I <sub>CC2</sub>	STANDBY CURRENT Power Supply Standby Current (RAS=CAS=V <sub>IH</sub> )		2	mA		
I <sub>CC3</sub>	RAS ONLY REFRESH CURRENT Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS=V <sub>IH</sub> : t <sub>RC</sub> =t <sub>RC</sub> MIN.)	TC514800AJLL/AFTL-70	-	105	mA	3, 5
		TC514800AJLL/AFTL-80	-	90		
I <sub>CC4</sub>	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode (RAS =V <sub>IL</sub> , CAS, Address Cycling: t <sub>PC</sub> =t <sub>PC</sub> MIN.)	TC514800AJLL/AFTL-70	-	75	mA	3,4 5
		TC514800AJLL/AFTL-80	-	65		
I <sub>CC5</sub>	STANDBY CURRENT Power Supply Standby Current (RAS=CAS=V <sub>CC</sub> -0.2V)		200	μA		
I <sub>CC6</sub>	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before RAS Mode (RAS, CAS, Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN.)	TC514800AJLL/AFTL-70	-	105	mA	3
		TC514800AJLL/AFTL-80	-	90		
I <sub>CC7</sub>	BATTERY BACK UP CURRENT Average Power Supply Current, Battery Back Up Mode (RAS=CAS Before RAS Cycling or 0.2V, OE=V <sub>CC</sub> -0.2V or 0.2V WRITE =V <sub>CC</sub> -0.2V or 0.2V, A0~A8, A9R=V <sub>CC</sub> -0.2V or 0.2V, I/O~I/O8=V <sub>CC</sub> -0.2V, 0.2V or OPEN: t <sub>RC</sub> =125μs, t <sub>RAS</sub> =t <sub>RAS</sub> MIN., ~1μs)	-	300	μA	3,6	
I <sub>CC8</sub>	SELF REFRESH CURRENT Average Power Supply Current, Self Refresh Mode (RAS=CAS=V <sub>IL</sub> , WRITE=V <sub>CC</sub> -0.2V or 0.2V, OE=V <sub>CC</sub> -0.2V or 0.2V A0~8=V <sub>CC</sub> -0.2V or 0.2V, I/O1~8=V <sub>CC</sub> -0.2V, 0.2V or OPEN)	-	200	μA		
I <sub>I(L)</sub>	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V ≤ V <sub>IN</sub> ≤ 0.5V, All Other Pins Not Under Test=0V)	-10	10	μA		
I <sub>O(L)</sub>	OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, (0V ≤ V <sub>OUT</sub> ≤ 5.5V),	-10	10	μA		
V <sub>OH</sub>	OUTPUT LEVEL Output "H" Level Voltage (I <sub>OUT</sub> =-5mA)	2.4	-	V		
V <sub>OL</sub>	OUTPUT LEVEL Output "L" Level Voltage (I <sub>OUT</sub> =4.2mA)	-	0.4	V		

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED A.C. OPERATING CONDITIONS**  
**( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0\sim 70^{\circ}C$ )(Notes 7,8,9)**

SYMBOL	PARAMETER	TC514800AJLL/AFTLL				UNIT	NOTES
		-70		-80			
		MIN	MAX	MIN	MAX		
$t_{RC}$	Random Read or Write Cycle Time	130	-	150	-	ns	
$t_{RMW}$	Read-Modify-Write Cycle	185	-	205	-	ns	
$t_{PC}$	Fast Page Mode Cycle Time	45	-	50	-	ns	
$t_{PRMW}$	Fast Page Mode Read-Modify-Write Cycle Time	100	-	105	-	ns	
$t_{RAC}$	Access Time from RAS	-	70	-	80	ns	10,15,16
$t_{CAC}$	Access Time from CAS	-	20	-	20	ns	10,15
$t_{AA}$	Access Time from Column Address	-	35	-	40	ns	10,16
$t_{CPA}$	Access Time from $\overline{CAS}$ Precharge	-	40	-	45	-	10
$t_{CLZ}$	$\overline{CAS}$ to Output in Low-Z	0	-	0	-	ns	10
$t_{OFF}$	Output Buffer Turn-off Delay	0	20	0	20	ns	11
$t_T$	Transition Time (Rise and Fall)	3	50	3	50	ns	9
$t_{RP}$	RAS Presharge Time	50	-	60	-	ns	
$t_{RAS}$	RAS Pulse Width	70	10,000	80	10,000	ns	
$t_{RASP}$	RAS Pulse Width (Fast Page Mode)	70	100,000	80	100,000	ns	
$t_{RSH}$	RAS Hold Time	20	-	20	-	ns	
$t_{RHCP}$	RAS Hold Time From $\overline{CAS}$ Precharge (Fast Page Mode)	40	-	45	-	ns	
$t_{CSH}$	CAS Hold Time	70	-	80	-	ns	
$t_{CAS}$	CAS Pulse Width	20	10,000	20	10,000	ns	
$t_{RCD}$	RAS to $\overline{CAS}$ Delay Time	20	50	20	60	ns	15
$t_{RAD}$	RAS to Column Address Delay Time	15	35	15	40	ns	16
$t_{CRP}$	$\overline{CAS}$ to RAS Precharge Time	5	-	5	-	ns	
$t_{CP}$	$\overline{CAS}$ Precharge Time	10	-	10	-	ns	
$t_{ASR}$	Row Address Set-Up Time	0	-	0	-	ns	
$t_{RAH}$	Row Address Hold Time	10	-	10	-	ns	
$t_{ASC}$	Column Address Set-Up Time	0	-	0	0	ns	
$t_{CAH}$	Column Address Hold Time	15	-	15	-	ns	
$t_{AR}$	Column Address Hold Time referenced to RAS	55	-	60	-	ns	
$t_{RAL}$	Column Address To RAS Lead Time	35	-	40	-	ns	
$t_{RCS}$	Read Command Set-Up Time	0	-	0	-	ns	
$t_{RCH}$	Read Command Hold Time	0	-	0	-	ns	12
$t_{RRH}$	Read Command Hold Time referenced to RAS	0	-	0	-	ns	12
$t_{WCH}$	Write Command Hold Time	15	-	15	-	ns	

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED A.C. OPERATING CONDITIONS (CONT)**

SYMBOL	PARAMETER	TC514400AJLL/AFTLL				UNIT	NOTES
		-70		-80			
		MIN	MAX	MIN	MAX		
$t_{WCR}$	Write Command Hold Time referenced RAS	55	-	60	-	ns	
$t_{WP}$	Write Command Pulse Width	15	-	15	-	ns	
$t_{RWL}$	Write Command to RAS Lead Time	20	-	20	-	ns	
$t_{CWL}$	Write Command to CAS Lead Time	20	-	20	-	ns	
$t_{DS}$	Data Set-Up Time	0	-	0	-	ns	13
$t_{DH}$	Data Hold Time	15	-	15	-	ns	13
$t_{DHR}$	Data Hold Time referenced to RAS	55	-	60	-	ns	
$t_{REF}$	Refresh Period	-	128	-	128	ms	
$t_{WCS}$	Write Command Set-Up Time	0	-	0	-	ns	14
$t_{CWD}$	CAS to WRITE Delay Time	50	-	50	-	ns	14
$t_{RWD}$	RAS to WRITE Delay Time	100	-	110	-	ns	14
$t_{AWD}$	Column Address to WRITE Delay Time	65	-	70	-	ns	14
$t_{CPWD}$	CAS Precharge to WRITE Delay Time	70	-	75	-	ns	14
$t_{CSR}$	CAS Set-up Time (CAS before RAS Cycle)	5	-	5	-	ns	
$t_{CHR}$	CAS Hold Time (CAS before RAS Cycle)	15	-	15	-	ns	
$t_{RPC}$	RAS to CAS Precharge Time	0	-	0	-	ns	
$t_{CPT}$	CAS Precharge Time (CAS before RAS Counter Test Cycle)	40	-	40	-	ns	
$t_{ROH}$	RAS Hold Time referenced to OE	10	-	10	-	ns	
$t_{OEA}$	OE Access Time	-	20	-	20	ns	10
$t_{OED}$	OE to Data Delay	20	-	20	-	ns	
$t_{OEZ}$	Output buffer turn off Delay Time from OE	0	20	0	20	ns	11
$t_{OEH}$	OE Command Hold Time	20	-	20	-	ns	
$t_{ODS}$	Output Disable Set-Up Time	0	-	0	-	ns	
$t_{RASS}$	RAS Pulse Width (CAS before RAS Self Refresh)	100	-	100	-		
$t_{RPS}$	RAS Precharge Time (CAS before RAS Self Refresh)	130	-	150	-	ns	
$t_{CHS}$	CAS Hold time (CAS before RAS Self Refresh)	-50	-	-60	-	ns	


**CAPACITANCE ( $V_{CC} = 5V \pm 10\%$ ,  $f = 1\text{MHz}$ ,  $T_a = 0\sim 70^\circ\text{C}$ )**

SYMBOL	PARAMETER	MIN	MAX	UNIT
$C_{I1}$	Input Capacitance (A0~A8, A9R)	-	5	pF
$C_{I2}$	Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WRITE}}$ , $\overline{\text{OE}}$ )	-	7	pF
$C_O$	Input/Output Capacitance (I/O1~I/O8)	-	7	pF


**NOTES:**

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- All voltages are referenced to  $V_{SS}$ .
- $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ ,  $I_{CC6}$  depend on cycle rate.
- $I_{CC1}$ ,  $I_{CC4}$  depend on output loading. Specified values are obtained with the output open.
- Address can be changed one or less while  $\overline{\text{RAS}}=V_{IL}$ . In case of  $I_{CC4}$ , it can be changed once or less during a fast page mode cycle ( $t_{PC}$ ).
- $t_{RAS}(\text{max.})=1\mu\text{s}$  is only applied to refresh of battery-back up.  $t_{RAS}(\text{max.})=10\mu\text{s}$  is applied to functional operating.
- An initial pause of  $200\mu\text{s}$  is required after power-up followed by 8  $\overline{\text{RAS}}$  only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles instead 8  $\overline{\text{RAS}}$  only refresh cycles are required.
- AC measurements assume  $t_T=5\text{ns}$ .
- $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- Measured with a load equivalent to 2 TTL loads and 100pF.
- $t_{OFF}(\text{max.})$  and  $t_{OEZ}(\text{max.})$  define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
- These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{WRITE}}$  leading edge in Read-Modify-Write cycles.
- $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} > t_{WCS}(\text{min.})$ , the cycle is an early write cycle and the data output will remain open circuit (high impedance) through the entire cycle; If  $t_{RWD} > t_{RWD}(\text{min.})$ ,  $t_{CWD} > t_{CWD}(\text{min.})$ ,  $t_{AWD} > t_{AWD}(\text{min.})$  and  $t_{CPWD} > t_{CPWD}(\text{min.})$ , (Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of condition is satisfied, the condition of the data out (at access time) is indeterminate.
- Operation within the  $t_{RCD}(\text{max.})$  limit insures that  $t_{RAC}$  can be met.  $t_{RCD}(\text{max.})$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max.})$  limit, then access time is controlled by  $t_{CAC}$ .
- Operation within the  $t_{RAD}(\text{max.})$  limit insures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RAD}(\text{max.})$  is specified as a reference point only: If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max.})$  limit, then access time is controlled by  $t_{AA}$ .

**READ CYCLE**




Note :  $D_{IN} = OPEN$

 : "H" or "L"




**WRITE CYCLE (EARLY WRITE)**



Note : D<sub>OUT</sub> = OPEN

▨ : "H" or "L"


WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)



Note:  $D_{OUT}$  = OPEN


▨ : "H" or "L"

READ-MODIFY-WRITE CYCLE





**FAST PAGE MODE WRITE CYCLE**




Note : D<sub>OUT</sub> = OPEN

▨ : "H" or "L"




**RAS ONLY REFRESH CYCLE**



Note:  $\overline{WRITE}$ ,  $\overline{OE}$ ,  $D_{IN}$  = "H" or "L"  
 $D_{OUT}$  = OPEN

▨ : "H" or "L"

**CAS BEFORE RAS REFRESH CYCLE**




Note:  $D_{IN}$ ,  $\overline{WRITE}$ ,  $\overline{OE}$ , A0~A8, A9R = "H" or "L"

▨ : "H" or "L"






**HIDDEN REFRESH CYCLE (WRITE)**



Note: D<sub>OUT</sub> = OPEN

▨ : "H" or "L"

**CAS BEFORE RAS REFRESH COUNTER TEST CYCLE**



▨ : "H" or "L"

Note: A9R = "H" or "L"