

TC911A TC911B

AUTO-ZEROED OPERATIONAL AMPLIFIERS

FEATURES

- First Monolithic Chopper-Stabilized Amplifier With On-Chip Nulling Capacitors
- Offset Voltage 5µV
- Offset Voltage Drift 0.05µV/°C
- High Common-Mode Rejection 116dB
- High Slew Rate 2.5V/μs
- Wide Bandwidth1.5MHz
 High Open-Loop Voltage Gain
- (0.1 Hz to 1 Hz) 0.65µV_{P-P}
- Pin Compatible With ICL7650
- Lower System Parts Count

ORDERING INFORMATION

| Part No. | Package | Temperature Range | Maximum Offset Voltage |
|-----------|----------------------|----------------------|------------------------------|
| TC911ACOA | 8-Pin SOIC | 0°C to +70°C | 15µV |
| TC911ACPA | 8-Pin Plastic DIP | 0°C to +70°C | 15μV |
| TC911BCOA | 8-Pin SOIC | 0°C to +70°C | 30µV |
| TC911BCPA | 8-Pin Plastic DIP | 0°C to +70°C | 30μV |

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION


The TC911 CMOS auto-zeroed operational amplifier is the first complete monolithic chopper-stabilized amplifier. Chopper operational amplifiers like the ICL7650/7652 and LTC1052 require user-supplied, external offset compensation storage capacitors. **External capacitors are not required with the TC911.** Just as easy to use as the conventional OP07 type amplifier, the TC911 significantly reduces offset voltage errors. Pinout matches the OP07/741/7650 8-pin mini-DIP configuration.


Several system benefits arise by eliminating the external chopper capacitors: lower system parts count, reduced assembly time and cost, greater system reliability, reduced PC board layout effort and greater board area utilization. Space savings can be significant in multiple-amplifier designs.

Electrical specifications include 15μ V maximum offset voltage, 0.15μ V/°C maximum offset voltage temperature coefficient. Offset voltage error is five times lower than the premium OP07E bipolar device. The TC911 improves offset drift performance by eight times.

The TC911 operates from dual or single power supplies. Supply current is typically 350µA. Single 4.5V to 16V supply operation is possible, making single 9V battery operation possible. The TC911 is available in 2 package types: 8-pin plastic DIP and SOIC.

PIN CONFIGURATION (SOIC and DIP)





TC911A TC911B

ABSOLUTE MAXIMUM RATINGS*

| Total Supply Voltage (V _{DD} to V _{SS}) +18V |
|---|
| Input Voltage $(V_{DD} + 0.3V)$ to $(V_{SS} - 0.3V)$ |
| Current into Any Pin10mA |
| While Operating100µA |
| Storage Temperature Range – 65°C to +150°C |
| Lead Temperature (Soldering, 10 sec)+300°C |
| Operating Temperature Range |
| C Device |

| Plastic DIP | 730mW |
|--------------|-------|
| Plastic SOIC | |

*Static-sensitive device. Unused devices should be stored in conductive material. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied.


| Symbol | Parameter | Test Conditions | TC911A | | | TC911B | | | |
|-------------------|---|---|-----------------|--------------|-----------------------|-----------------------|------------|-----------------------|--|
| | | | Min | Тур | Max | Min | Тур | Max | Unit |
| Vos | Input Offset Voltage | T _A = +25°C | _ | 5 | 15 | _ | 15 | 30 | μV |
| TCV _{OS} | Average Temperature Coefficient of Input Offset Voltage | $\begin{array}{l} 0^{\circ}C \leq T_A \leq +70^{\circ}C \\ -25^{\circ}C \leq T_A \leq +85^{\circ}C \\ (Note 1) \end{array}$ | _ | 0.05 0.05 | 0.15 0.15 | _ | 0.1 0.1 | 0.25 0.25 | μV/°C μV/°C |
| I _B | Average Input Bias Current | $\begin{array}{l} T_A = +25^{\circ}C\\ 0^{\circ}C \leq T_A \leq +70^{\circ}C\\ -25^{\circ}C \leq T_A \leq +85^{\circ}C \end{array}$ | | | 70 3 4 | | | 120 4 6 | pA nA nA |
| I _{OS} | Average Input Offset Current | $T_A = +25^{\circ}C$ $T_A = +85^{\circ}C$ | _ | 5 | 20 1 | _ | 10 | 40 1 | pA nA |
| e _N | Input Voltage Noise | 0.1 to 1 Hz, $R_S \le 100\Omega$ 0.1 to 10 Hz, $R_S \le 100\Omega$ | _ | 0.65 11 | _ | _ | 0.65 11 | _ | μV _{P-P} μV _{P-P} |
| CMRR | Common-Mode Rejection Ratio | $V_{SS} \le V_{CM} \le V_{DD} - 2.2$ | 110 | 116 | _ | 105 | 110 | _ | dB |
| CMVR | Common-Mode Voltage Range | | V _{SS} | _ | V _{DD} - 2 | V _{SS} | _ | V _{DD} - 2 | V |
| A _{OL} | Open-Loop Voltage Gain | R_L = 10 k Ω , V_{OUT} = ±4V | 115 | 120 | _ | 110 | 120 | _ | dB |
| Vout | Output Voltage Swing | $R_L = 10 \ k\Omega$ | $V_{SS} + 0.3$ | _ | V _{DD} – 0.9 | V _{SS} + 0.3 | | V _{DD} - 0.9 | V |
| BW | Closed Loop Bandwidth | Closed Loop Gain = +1 | _ | 1.5 | _ | — | 1.5 | _ | MHz |
| SR | Slew Rate | $R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF}$ | _ | 2.5 | _ | _ | 2.5 | _ | V/µs |
| PSRR | Power Supply Rejection Ratio | ±3.3V to ±5.5V | 112 | _ | _ | 105 | _ | _ | dB |
| Vs | Operating Supply Voltage Range | Split Supply Single Supply | ±3.3 6.5 | _ | ±8 16 | ±3.3 6.5 | _ | ±8 16 | V V |
| I _S | Quiescent Supply Current | $V_S = \pm 5V$ | _ | 350 | 600 | _ | _ | 800 | μΑ |

ELECTRICAL CHARACTERISTICS: $V_S = \pm 5V$, $T_A = +25^{\circ}C$, unless otherwise indicated.

NOTES: 1. Characterized; not 100% tested.

AUTO-ZEROED MONOLITHIC OPERATIONAL AMPLIFIERS

TYPICAL CHARACTERISTICS



Gain and Phase vs. Frequency

PHASE

100k

FREQUENCY (Hz)

GAIN

<u>V</u>_S = ±5V

1M

 $T_A = +25^{\circ}C$ $R_L = 10 k_{\Omega}$

225

180

135

-90

-135 -180

10M

50

40

30

20

10

0

-10


-20

-30


_40

10k


CLOSED-LOOP GAIN (dB)




Large Signal Output Switching Waveform



HORIZONTAL SCALE = 2 μ s/DIV





1.0 100



TC911A TC911B

1M

AUTO-ZEROED MONOLITHIC OPERATIONAL AMPLIFIERS

TC911A TC911B

Pin Compatibility

The CMOS TC911 is pin compatible with the industry standard ICL7650 chopper-stabilized amplifier. The ICL7650 must use external 0.1 μ F capacitors connected at pins 1 and 8. With the TC911, external offset voltage error canceling capacitors are not required. On the TC911 pins 1, 8 and 5 are not connected internally. The ICL7650 uses pin 5 as an optional output clamp connection. External chopper capacitors and clamp connections are not necessary with the TC911. External circuits connected to pins 1, 8 and 5 will have no effect. The TC911 can be quickly evaluated in existing ICL7650 designs. Since external capacitors are not required, system part count, assembly time, and total system cost are reduced. Reliability is increased and PC board layout eased by having the error storage capacitors integrated on the TC911 chip.

The TC911 pinout matches many existing op amps: 741, LM101, LM108, OP05–OP08, OP-20, OP-21, ICL7650 and ICL7652. In many applications operating from +5V supplies the TC911 offers superior electrical performance and can be a functional pin-compatible replacement. Offset voltage correction potentiometers, compensation capacitors, and chopper-stabilization capacitors can be removed when retrofitting existing equipment designs.

Thermocouple Errors

Heating one joint of a loop made from two different metallic wires causes current flow. This is known as the Seebeck effect. By breaking the loop, an open circuit voltage




Figure 1. Unwanted Thermocouple Errors Eliminated by Reducing Thermal Gradients and Balancing Junctions

(Seebeck voltage) can be measured. Junction temperature and metal type determine the magnitude. Typical values are 0.1μ V/°C to 10μ V/°C. Thermal-induced voltages can be many times larger than the TC911 offset voltage drift. Unless unwanted thermocouple potentials can be controlled, system performance will be less than optimum.

Unwanted thermocouple junctions are created when leads are soldered or sockets/connectors are used. Low thermo-electric coefficient solder can reduce errors. A 60% Sn/36% Pb solder has 1/10 the thermal voltage of common 64% Sn/36% Pb solder at a copper junction.

The number and type of dissimilar metallic junctions in the input circuit loop should be balanced. If the junctions are kept at the same temperature, their summation will add to zero-canceling errors (Figure 1).

Shielding precision analog circuits from air currents especially those caused by power dissipating components and fans — will minimize temperature gradients and thermocouple-induced errors.

Avoiding Latch-Up

Junction-isolated CMOS circuits inherently contain a parasitic p-n-p-n transistor circuit. Voltages exceeding the supplies by 0.3V should not be applied to the device pins. Larger voltages can turn the p-n-p-n device on, causing excessive device power supply current and excessive power dissipation. TC911 power supplies should be established at the same time or before input signals are applied. If this is not possible input current should be limited to 0.1mA to avoid triggering the p-n-p-n structure.

Overload Recovery

The TC911 recovers quickly from the output saturation. Typical recovery time from positive output saturation is 20msec. Negative output saturation recovery time is typically 5msec.

AUTO-ZEROED MONOLITHIC OPERATIONAL AMPLIFIERS

TC911A TC911B

TYPICAL APPLICATIONS

