
INTEGRATED CIRCUITS



Product specification Supersedes data of 2002 Jul 03 2002 Aug 27



### FEATURES

### **Distinctive features**

- Universal mains supply operation (70 to 276 V AC)
- High level of integration, giving a very low external component count.

#### **Green features**

- Valley or zero voltage switching for minimum switching losses
- Efficient quasi-resonant operation at high power levels
- Frequency reduction at low power standby for improved system efficiency (<3 W)
- Cycle skipping mode at very low loads. P<sub>i</sub> < 300 mW at no-load operation for a typical adapter application
- · On-chip start-up current source
- Standby indication pin to indicate low output power consumption.

### **Protection features**

- Safe restart mode for system fault conditions
- Continuous mode protection by means of demagnetization detection (zero switch-on current)
- Accurate and adjustable overvoltage protection (latched)
- Short winding protection
- Undervoltage protection (foldback during overload)
- Overtemperature protection (latched)
- · Low and adjustable overcurrent protection trip level
- Soft (re)start
- Mains voltage-dependent operation-enabling level
- General purpose input for lock protection.

### APPLICATIONS

Typical application areas are adapters and chargers (e.g. for laptops, camcorders and printers) and all applications that demand an efficient and cost-effective solution up to 250 W.

### **GENERAL DESCRIPTION**

The GreenChip<sup>™(1)</sup>II is the second generation of green Switched Mode Power Supply (SMPS) control ICs operating directly from the rectified universal mains. A high level of integration leads to a cost effective power supply with a very low number of external components.


The special built-in green functions allow the efficiency to be optimum at all power levels. This holds for quasi-resonant operation at high power levels, as well as fixed frequency operation with valley switching at medium power levels. At low power (standby) levels, the system operates at reduced frequency and with valley detection.

The proprietary high voltage BCD800 process makes direct start-up possible from the rectified mains voltage in an effective and green way. A second low voltage BICMOS IC is used for accurate, high speed protection functions and control.

Highly efficient, reliable supplies can easily be designed using the GreenChipII control IC.

(1) GreenChip is a trademark of Koninklijke Philips Electronics N.V.

## TEA1552




### **ORDERING INFORMATION**

TYPE		PACKAGE		
NUMBER	NAME	DESCRIPTION	VERSION	
TEA1552T	SO14 plastic small outline package; 14 leads; body width 3.9 mm SOT		SOT108-1	

## TEA1552


### **BLOCK DIAGRAM**



### TEA1552

### PINNING

SYMBOL	PIN	DESCRIPTION
VCOadj	1	VCO adjustment input
I <sub>sense</sub>	2	programmable current sense input
STDBY	3	standby indication or control output
DRIVER	4	gate driver output
HVS	5	high voltage safety spacer, not connected
HVS	6	high voltage safety spacer, not connected
DRAIN	7	drain of external MOS switch, input for start-up current and valley sensing
V <sub>CC</sub>	8	supply voltage
n.c.	9	not connected
GND	10	ground
V <sub>CC(5V)</sub>	11	5 V output
LOCK	12	lock input
CTRL	13	control input
DEM	14	input from auxiliary winding for demagnetization timing, OVP and OPP



### FUNCTIONAL DESCRIPTION

The TEA1552 is the controller of a compact flyback converter, with the IC situated at the primary side. An auxiliary winding of the transformer provides demagnetization detection and powers the IC after start-up.

The TEA1552 operates in multi modes (see Fig.4).

The next converter stroke is started only after demagnetization of the transformer current (zero current switching), while the drain voltage has reached the lowest voltage to prevent switching losses (green function). The primary resonant circuit of primary inductance and drain capacitor ensures this quasi-resonant operation. The design can be optimized in such a way that zero voltage switching can be reached over almost the complete universal mains range.

To prevent very high frequency operation at lower loads, the quasi-resonant operation changes smoothly in fixed frequency PWM control.

At very low power (standby) levels, the frequency is controlled down, via the VCO, to a minimum frequency of approximately 25 kHz.


# Start-up, mains enabling operation level and undervoltage lock-out (see Figs 11 and 12)

Initially, the IC is self supplying from the rectified mains voltage via pin DRAIN. Supply capacitor  $C_{VCC}$  is charged by the internal start-up current source to a level of approximately 4 V or higher, depending on the drain voltage. Once the drain voltage exceeds the M-level (mains-dependent operation-enabling level), the start-up current source will continue charging capacitor  $C_{VCC}$  (switch S1 will be opened); see Fig.2. The IC will activate the power converter as soon as the voltage on pin  $V_{CC}$  passes the level  $V_{CC(start)}$ . The IC supply is taken over by the auxiliary winding as soon as the output voltage reaches its intended level and the IC supply from the mains voltage is subsequently stopped for high efficiency operation (green function).

The moment the voltage on pin  $V_{CC}$  drops below the undervoltage lock-out level  $V_{UVLO}$ , the IC stops switching and enters a safe restart from the rectified mains voltage. Inhibiting the auxiliary supply by external means causes the converter to operate in a stable, well defined burst mode.

### Supply management

All (internal) reference voltages are derived from a temperature compensated, on-chip band gap circuit.




### **Current mode control**

Current mode control is used for its good line regulation behaviour.


The 'on-time' is controlled by the internally inverted control pin voltage, which is compared with the primary current information. The primary current is sensed across an external resistor. The driver output is latched in the logic, preventing multiple switch-on.


The internal control voltage is inversely proportional to the external control pin voltage, with an offset of 1.5 V. This means that a voltage range from 1 to 1.5 V on pin CTRL will result in an internal control voltage range from 0.5 to 0 V (a high external control voltage results in a low duty cycle).

#### Oscillator



The maximum fixed frequency of the oscillator is set by an internal current source and capacitor. The maximum frequency is reduced once the control voltage enters the VCO control window. Then, the maximum frequency changes linearly with the control voltage until the minimum frequency is reached (see Figs 5 and 6).





#### VCO adjustment

The VCOadj pin can be used to set the VCO operation point. As soon as the peak voltage on the sense resistor is controlled below half the voltage on the VCOadj pin (VCO<sub>1</sub> level), frequency reduction will start. The actual peak voltage on sense will be somewhat higher due to switch-off delay (see Fig.7). The frequency reduction will stop approximately 25 mV lower (VCO<sub>2</sub> level), when the minimum frequency is reached.


#### Cycle skipping

At very low power levels, a cycle skipping mode will be activated. A high control voltage will reduce the switching frequency to a minimum of 25 kHz. If the voltage on the control pin has raised even more, switch-on of the external power MOSFET will be inhibited until the voltage on the control pin has dropped to a lower value again (see Fig.7).

For system accuracy, it is not the absolute voltage on the control pin that will trigger the cycle skipping mode, but a signal derived from the internal VCO will be used.

Remark: If the no-load requirement of the system is such that the output voltage can be regulated to its intended level at a switching frequency of 25 kHz or above, the cycle skipping mode will not be activated.

### TEA1552



#### Standby output

The STDBY output pin ( $V_{STDBY} = 5 V$ ) can be used to drive an external NPN transistor or FET in order to e.g. switch-off a PFC circuit. The STDBY output is activated by the internal VCO: as soon as the VCO has reduced the switching frequency to (almost) the minimum frequency of 25 kHz, the STDBY output will be activated (see Fig.7). The STDBY output will go low again as soon as the VCO allows a switching frequency close to the maximum frequency of 125 kHz.

### Demagnetization

The system will be in discontinuous conduction mode all the time. The oscillator will not start a new primary stroke until the secondary stroke has ended.

Demagnetization features a cycle-by-cycle output short-circuit protection by immediately lowering the frequency (longer off-time), thereby reducing the power level. Demagnetization recognition is suppressed during the first time ( $t_{suppr}$ ). This suppression may be necessary in applications where the transformer has a large leakage inductance and at low output voltages/start-up.

#### **OverVoltage Protection (OVP)**

An OVP mode is implemented in the GreenChip series. For the TEA1552, this works by sensing the auxiliary voltage via the current flowing into pin DEM during the secondary stroke. The auxiliary winding voltage is a well-defined replica of the output voltage. Any voltage spikes are averaged by an internal filter.

If the output voltage exceeds the OVP trip level, the OVP circuit switches off the power MOSFET. The controller then waits until the UVLO level is reached on pin V<sub>CC</sub>. When V<sub>CC</sub> drops to UVLO, capacitor C<sub>VCC</sub> will be recharged to the V<sub>start</sub> level, however the IC will not start switching again. Subsequently, V<sub>CC</sub> will drop again to the UVLO level, etc.

к і

## GreenChip™II SMPS control IC

### TEA1552

Operation only recommences when the  $V_{CC}$  voltage drops below a level of approximately 4.5 V (practically when the  $V_{mains}$  has been disconnected for a short period).

The output voltage ( $V_{OVP}$ ) at which the OVP function trips, can be set by the demagnetization resistor  $R_{DEM}$ :

$$V_{OVP} = \frac{N_s}{N_{aux}} \times [I_{OVP(DEM)} \times R_{DEM} + V_{clamp(DEM)(pos)}]$$

where  $N_{\text{s}}$  is the number of secondary turns and  $N_{\text{aux}}$  is the number of auxiliary turns of the transformer.

Current IOVP(DEM) is internally trimmed.

The value of the demagnetization resistor ( $R_{\text{DEM}}$ ) can be adjusted to the turns ratio of the transformer, thus making an accurate OVP possible.


### Valley switching (see Fig.8)

A new cycle starts when the power switch is switched on. After the 'on-time' (which is determined by the 'sense' voltage and the internal control voltage), the switch is opened and the secondary stroke starts.

After the secondary stroke, the drain voltage shows an oscillation with a frequency of approximately

$$\frac{1}{(2 \times \pi \times \sqrt{(L_p \times C_d)})}$$

where  $L_p$  is the primary self inductance of the transformer and  $C_d$  is the capacitance on the drain node.



As soon as the oscillator voltage is high again and the secondary stroke has ended, the circuit waits for the lowest drain voltage before starting a new primary stroke. This method is called valley detection. Figure 8 shows the drain voltage together with the valley signal, the signal indicating the secondary stroke and the oscillator signal.

In an optimum design, the reflected secondary voltage on the primary side will force the drain voltage to zero. Thus, zero voltage switching is very possible, preventing large

capacitive switching losses 
$$\left(P = \frac{1}{2} \times C \times V^2 \times f\right)$$
, and

allowing high frequency operation, which results in small and cost effective inductors.

### **OverCurrent Protection (OCP)**

The cycle-by-cycle peak drain current limit circuit uses the external source resistor to measure the current accurately. This allows optimum size determination of the transformer core (cost issue). The circuit is activated after the leading edge blanking time  $t_{leb}$ . The OCP protection circuit limits the 'sense' voltage to an internal level.

### **OverPower Protection (OPP)**


During the primary stroke, the rectified mains input voltage is measured by sensing the current drawn from pin DEM. This current is dependent on the mains voltage, according

to the following formula:  $I_{DEM} \approx \frac{V_{aux}}{R_{DEM}} \approx \frac{N \times V_{mains}}{R_{DEM}}$ 

where: N =  $\frac{N_{aux}}{N_{p}}$ 

The current information is used to adjust the peak drain current, which is measured via pin I<sub>sense</sub>. The internal compensation is such that an almost mains independent maximum output power can be realized.

The OPP curve is given in Fig.9.



### Minimum and maximum 'on-time'

The minimum 'on-time' of the SMPS is determined by the Leading Edge Blanking (LEB) time. The IC limits the 'on-time' to 50  $\mu$ s. When the system desires an 'on-time' longer than 50  $\mu$ s, a fault condition is assumed, and the IC will stop switching and enter the safe restart mode.

### Short winding protection

After the leading edge blanking time, the short winding protection circuit is also activated. If the 'sense' voltage exceeds the short winding protection voltage  $V_{swp}$ , the converter will stop switching. Once  $V_{CC}$  drops below the UVLO level, capacitor  $C_{VCC}$  will be recharged and the supply will restart again. This cycle will be repeated until the short-circuit is removed (safe restart mode).

The short winding protection will also protect in case of a secondary diode short-circuit.

### LOCK input

Pin LOCK is a general purpose (high-impedance) input pin, which can be used to switch off the IC. As soon as the voltage on this pin is raised above 2.5 V, switching will stop immediately. The voltage on the V<sub>CC</sub> pin will cycle between V<sub>CC(start)</sub> and V<sub>CC(UVLO)</sub>, but the IC will not start switching again until the latch function is reset. The latch is reset as soon as the V<sub>CC</sub> drops below 4.5 V (typical value). The internal OVP and OTP will also trigger this latch (see Fig.2).

The detection level of this input is related to the V<sub>CC(5V)</sub> pin voltage in the following way:  $0.5 \times V_{CC(5V)} \pm 4\%$ . An internal Zener diode clamp of 5.6 V will protect this pin from excessive voltages. No internal filtering is done on this input.

### **OverTemperature Protection (OTP)**

An accurate temperature protection is provided in the circuit. When the junction temperature exceeds the thermal shutdown temperature, the IC will stop switching. When V<sub>CC</sub> drops to UVLO, capacitor C<sub>VCC</sub> will be recharged to the V<sub>start</sub> level, however the IC will not start switching again. Subsequently, V<sub>CC</sub> will drop again to the UVLO level, etc.

Operation only recommences when the  $V_{CC}$  voltage drops below a level of approximately 4.5 V (practically when the  $V_{mains}$  has been disconnected for a short period).

### Soft start-up


To prevent transformer rattle during hiccup, the transformer peak current is slowly increased by the soft start function. This can be achieved by inserting a resistor and a capacitor between pin  $I_{sense}$  and the sense resistor (see Fig.10). An internal current source charges the capacitor to V =  $I_{SS} \times R_{SS}$ , with a maximum of approximately 0.5 V.

The start level and the time constant of the increasing primary current level can be adjusted externally by changing the values of  $R_{SS}$  and  $C_{SS}$ .

$$I_{primary(max)} = \frac{V_{ocp} - (I_{SS} \times R_{SS})}{R_{sense}}$$

$$\tau = \mathsf{R}_{\mathsf{SS}} \times \mathsf{C}_{\mathsf{SS}}$$

The charging current  $I_{SS}$  will flow as long as the voltage on pin  $I_{sense}$  is below approximately 0.5 V. If the voltage on pin  $I_{sense}$  exceeds 0.5 V, the soft start current source will start limiting the current  $I_{SS}$ . At the  $V_{CC(start)}$  level, the  $I_{SS}$ current source is completely switched off. Since the soft start current  $I_{SS}$  is subtracted from pin  $V_{CC}$  charging current, the  $R_{SS}$  value will affect the  $V_{CC}$  charging current level by a maximum of 60  $\mu$ A (typical value).



### 5 V output

Pin  $V_{CC(5V)}$  can be used for supplying external circuitry. The maximum output current must be limited to 1 mA. If higher peak currents are required, an external RC combination should limit the current drawn from this pin to 1 mA maximum.

The 5 V output voltage will be available as soon as the start-up voltage is reached. As the high voltage supply can not supply the 5 V pin during start-up and/or shutdown, during latched shutdown (via pin LOCK or other latched protection such as OVP or OTP), the voltage is switched to zero.

### Driver

The driver circuit to the gate of the power MOSFET has a current sourcing capability of typically 170 mA and a current sink capability of typically 700 mA. This permits fast turn-on and turn-off of the power MOSFET for efficient operation. A low driver source current has been chosen to limit the  $\Delta V/\Delta t$  at switch-on. This reduces Electro Magnetic Interference (EMI) and also limits the current spikes across R<sub>sense</sub>.

### TEA1552

### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); note 1.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Voltages					
V <sub>VCOadj</sub>	voltage on pin VCOadj	continuous	-0.4	+5	V
V <sub>sense</sub>	voltage on pin I <sub>sense</sub>	current limited	-0.4	_	V
V <sub>DRAIN</sub>	voltage on pin DRAIN		-0.4	+650	V
V <sub>CC</sub>	supply voltage	continuous	-0.4	+20	V
V <sub>LOCK</sub>	voltage on pin LOCK	continuous	-0.4	+7	V
V <sub>CTRL</sub>	voltage on pin CTRL		-0.4	+5	V
V <sub>DEM</sub>	voltage on pin DEM	current limited	-0.4	_	V
Currents				ł	
I <sub>sense</sub>	current on pin I <sub>sense</sub>		-1	+10	mA
ISTDBY	current on pin STDBY		-1	_	mA
I <sub>DRIVER</sub>	current on pin DRIVER	d < 10%	-0.8	+2	А
I <sub>DRAIN</sub>	current on pin DRAIN		-	+5	mA
I <sub>CC(5V)</sub>	current on pin V <sub>CC(5V)</sub>		-1	0	mA
I <sub>CTRL</sub>	current on pin CTRL		-	+5	mA
I <sub>DEM</sub>	current on pin DEM		-250	+250	μA
General			·		ł
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> < 70 °C	_	0.75	W
T <sub>stg</sub>	storage temperature		-55	+150	°C
Tj	junction temperature		-20	+145	°C
ESD	1	•			
V <sub>esd</sub>	electrostatic discharge voltage				
	pins 1 to 6 and pins 9 to 14	HBM class 1; note 2	_	2000	V
	pin 7	HBM class 1; note 2	_	1500	V
	any other pin	MM; note 3	_	400	V

Notes

 All voltages are measured with respect to ground; positive currents flow into the chip; pin V<sub>CC</sub> may not be current driven. The voltage ratings are valid provided other ratings are not violated; current ratings are valid provided the maximum power rating is not violated.

2. Equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  series resistor.

3. Equivalent to discharging a 200 pF capacitor through a 0.75  $\mu$ H coil and a 10  $\Omega$  resistor.

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air; note 1	100	K/W

Note

1. With pin GND connected to sufficient copper area on the printed-circuit board.

### QUALITY SPECIFICATION

In accordance with 'SNW-FQ-611D'.

### CHARACTERISTICS

 $T_{amb}$  = 25 °C;  $V_{CC}$  = 15 V; all voltages are measured with respect to ground; currents are positive when flowing into the IC; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Start-up curre	nt source (pin DRAIN)					1
I <sub>DRAIN</sub>	supply current from pin DRAIN	$V_{CC} = 0 V; V_{DRAIN} > 100 V$	1.0	1.2	1.4	mA
		with auxiliary supply; V <sub>DRAIN</sub> > 100 V	-	100	300	μA
BV <sub>DSS</sub>	breakdown voltage		650	-	_	V
M-level	mains-dependent operation-enabling level		60	-	100	V
Supply voltage	e management (pin V <sub>CC</sub> )					
V <sub>CC(start)</sub>	start-up voltage on V <sub>CC</sub>		10.3	11	11.7	V
V <sub>CC(UVLO)</sub>	undervoltage lock-out on V <sub>CC</sub>		8.1	8.7	9.3	V
V <sub>CC(hys)</sub>	hysteresis voltage on V <sub>CC</sub>	V <sub>CC(start)</sub> – V <sub>CC(UVLO)</sub>	2.0	2.3	2.6	V
I <sub>CC(h)</sub>	pin V <sub>CC</sub> charging current (high)	V <sub>DRAIN</sub> > 100 V; V <sub>CC</sub> < 3V	-1.2	-1	-0.8	mA
I <sub>CC(I)</sub>	pin $V_{CC}$ charging current (low)	$V_{DRAIN} > 100 V;$ 3 V < V <sub>CC</sub> < V <sub>CC(UVLO)</sub>	-1.2	-0.75	-0.45	mA
I <sub>CC(restart)</sub>	pin $V_{CC}$ restart current	V <sub>DRAIN</sub> > 100 V; V <sub>CC(UVLO)</sub> < V <sub>CC</sub> < V <sub>CC(start)</sub>	-650	-550	-450	μA
I <sub>CC(oper)</sub>	supply current under normal operation	no load on pin DRIVER	1.1	1.3	1.5	mA
Demagnetizati	on management (pin DEM)	•			·	
V <sub>th(DEM)</sub>	demagnetization comparator threshold voltage on pin DEM		50	100	150	mV
Iprot(DEM)	protection current on pin DEM	V <sub>DEM</sub> = 50 mV	-50 <sup>(1)</sup>	_	-10	nA
V <sub>clamp(DEM)(neg)</sub>	negative clamp voltage on pin DEM	I <sub>DEM</sub> = -150 μA	-0.5	-0.25	-0.05	V
V <sub>clamp(DEM)(pos)</sub>	positive clamp voltage on pin DEM	I <sub>DEM</sub> = 250 μA	0.5	0.7	0.9	V
t <sub>suppr</sub>	suppression of transformer ringing at start of secondary stroke		1.1	1.5	1.9	μs
Pulse width m	odulator	•			·	
t <sub>on(min)</sub>	minimum on-time		_	t <sub>leb</sub>	_	ns
t <sub>on(max)</sub>	maximum on-time	latched	40	50	60	μs
Oscillator			•			
f <sub>osc(I)</sub>	oscillator low fixed frequency	V <sub>CTRL</sub> > 1.5 V	20	25	30	kHz
f <sub>osc(h)</sub>	oscillator high fixed frequency	V <sub>CTRL</sub> < 1 V	100	125	150	kHz
V <sub>vco(start)</sub>	peak voltage on pin I <sub>sense</sub> , where frequency reduction starts	see Figs 6 and 7	-	VCO <sub>1</sub>	-	mV

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>vco(max)</sub>	peak voltage on pin $I_{sense}$ , where the frequency is equal to $f_{osc(I)}$		-	VCO <sub>1</sub> – 25	-	mV
Duty cycle co	ontrol (pin CTRL)				•	•
$V_{\text{CTRL}(\text{min})}$	minimum voltage on pin CTRL for maximum duty cycle		-	1.0	-	V
V <sub>CTRL(max)</sub>	maximum voltage on pin CTRL for minimum duty cycle		-	1.5	-	V
5 V output (pi	n V <sub>CC(5V)</sub> )					
V <sub>CC(5V)</sub>	output voltage	I <sub>O</sub> = 1 mA	4.75	5.0	5.25	V
I <sub>CC(5V)</sub>	current capability of pin V <sub>CC(5V)</sub>		-1.0	_	_	mA
LOCK input (	pin LOCK)		-	•		1
V <sub>LOCK</sub>	LOCK trip level		2.37	2.5	2.63	V
V <sub>CC(reset)</sub>	voltage level on pin $V_{CC}$ which resets the latch	V <sub>LOCK</sub> < 2.3 V	-	4.5	-	V
RELLOCK,5V	relation to 5 V output (pin V <sub>CC(5V)</sub> )	$V_{LOCK} = 0.5 \times V_{CC(5V)}$	-4	-	+4	%
Valley switch	(pin DRAIN)					
$\Delta V / \Delta t_{valley}$	valley recognition voltage change		-85	_	+85	V/µs
t <sub>valley-swon</sub>	delay from valley recognition to switch-on		-	150 <sup>(1)</sup>	-	ns
Overcurrent a	and short winding protection (pin I <sub>se</sub>	nse)				
V <sub>sense(max)</sub>	maximum source voltage OCP	$\Delta V/\Delta t = 0.1 V/\mu s$	0.48	0.52	0.56	V
t <sub>PD</sub>	propagation delay from detecting V <sub>sense(max)</sub> to switch-off	$\Delta V/\Delta t = 0.5 V/\mu s$	-	140	185	ns
V <sub>swp</sub>	short winding protection voltage		0.83	0.88	0.96	V
t <sub>leb</sub>	blanking time for current and short winding protection		300	370	440	ns
I <sub>SS</sub>	soft start current	V <sub>sense</sub> < 0.5 V	45	60	75	μA
Overvoltage p	protection (pin DEM)					
I <sub>OVP(DEM)</sub>	OVP level on pin DEM	set by resistor R <sub>DEM</sub> ; see Section "OverVoltage Protection (OVP)"	54	60	66	μA
Overpower p	rotection (pin DEM)					
I <sub>OPP(DEM)</sub>	OPP current on pin DEM to start OPP correction	set by resistor R <sub>DEM</sub> ; see Section "OverPower Protection (OPP)"	-	-24	-	μA
I <sub>OPP50%</sub> (DEM)	OPP current on pin DEM, where maximum source voltage is limited to 0.3 V		-	-100	-	μA

## TEA1552

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Standby outp	ut (pin STDBY)				<b>!</b>	
V <sub>STDBY</sub>	standby output voltage		4.75	5.0	5.25	V
Isource	source current capability	V <sub>STDBY</sub> = 1 V	20	22	24	μA
l <sub>sink</sub>	sink current capability	V <sub>STDBY</sub> = 1 V	2	_	_	mA
Driver (pin DF	RIVER)	•				
I <sub>source</sub>	source current capability of driver	V <sub>CC</sub> = 9.5 V; V <sub>DRIVER</sub> = 2 V	-	-170	-88	mA
l <sub>sink</sub>	sink current capability of driver	V <sub>CC</sub> = 9.5 V; V <sub>DRIVER</sub> = 2 V	_	300	-	mA
		V <sub>CC</sub> = 9.5 V; V <sub>DRIVER</sub> = 9.5 V	400	700	-	mA
V <sub>o(driver)(max)</sub>	maximum output voltage of driver	V <sub>CC</sub> > 12 V	_	11.5	12	V
Temperature	protection	-				
T <sub>prot(max)</sub>	maximum temperature protection level		130	140	150	°C
T <sub>prot(hys)</sub>	hysteresis for the temperature protection level		-	8(1)	-	°C

Note

1. Guaranteed by design.


TEA1552


### **APPLICATION INFORMATION**

A converter with the TEA1552 consists of an input filter, a transformer with a third winding (auxiliary), and an output stage with a feedback circuit.

Capacitor  $C_{VCC}$  (at pin  $V_{CC}$ ) buffers the supply voltage of the IC, which is powered via the high voltage rectified mains during start-up and via the auxiliary winding during operation.

A sense resistor converts the primary current into a voltage at pin I<sub>sense</sub>. The value of this sense resistor defines the maximum primary peak current.






**TEA1552** 

### GreenChip™II SMPS control IC

### PACKAGE OUTLINE

SO14: plastic small outline package; 14 leads; body width 3.9 mm



SOT108-1

### TEA1552

### SOLDERING

#### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### **Reflow soldering**

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to  $300 \,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^\circ\text{C}.$ 

### TEA1552

### Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE <sup>(1)</sup>	SOLDERING METHOD		
	WAVE	REFLOW <sup>(2)</sup>	
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable	
HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>(3)</sup>	suitable	
PLCC <sup>(4)</sup> , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended <sup>(4)(5)</sup>	suitable	
SSOP, TSSOP, VSO	not recommended <sup>(6)</sup>	suitable	

### Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

TEA1552

### DATA SHEET STATUS

DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS <sup>(2)</sup>	DEFINITIONS
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

### Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

### DEFINITIONS

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

TEA1552

NOTES

TEA1552

NOTES

TEA1552

NOTES

# Philips Semiconductors – a worldwide company

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613502/02/pp**24** 

Date of release: 2002 Aug 27

Document order number: 9397 750 10259

SCA74

Let's make things better.





Philips Semiconductors