


## LIN Bus Transceiver with integrated Voltage Regulator

### Features and Benefits

- ❑ LIN-Bus Transceiver:
  - PNP-open emitter driver with slew rate control and current limitation
  - BUS input voltage -24V ... 30V (independently of  $V_{SUP}$ )
  - Possibility of BUS wake up
  - Baud rate up to 20 kBaud
- ❑ Operating voltage  $V_{SUP} = 5.5 \dots 18 \text{ V}$
- ❑ Very low standby current consumption  $< 110 \mu\text{A}$  in normal mode ( $< 50 \mu\text{A}$  in sleep mode)
- ❑ Linear low drop voltage regulator:
  - Output voltage  $5\text{V} \pm 1\%$
  - Output current max. 100mA
  - Output current limitation
- ❑ Overtemperature shutdown
- ❑ Configurable reset time (15ms/100ms) and reset threshold voltage (3.15V / 4.65V)
- ❑ Low voltage detection at  $V_{SUP}$
- ❑ Wake-up by LIN BUS traffic and start-up capable independent of EN voltage level
- ❑ Universal comparator with an input voltage range  $-24\text{V} \dots 30\text{V}$  and digital output
- ❑ Load dump protected (40V)

### Pin Diagram



### Ordering Information

Part No.	Temperature Range	Package
TH8060 JDF	-40°C...125°C	SOIC16, 300mil

### General Description

The RELIN TH8060 consists a low drop voltage regulator 5V/100mA and a LIN Bus transceiver. The LIN-transceiver is suitable for LIN-Bus systems conform to "LIN-Protocol Specification" Rev.1.1. from 04/17/2000. The combination of voltage regulator and bus transceiver in combination with the monitoring functions make it

possible to develop simple, but powerful and cheap slave nodes in LIN Bus systems.

The wide output current area and the configurable reset time and reset voltage works together with many different microcontrollers.

Functional Diagram




Figure 1 - Block Diagram

### Functional Description

The TH8060 consists a voltage regulator 5V/100mA and a LIN Bus transceiver, which is a bi-directional bus interface device for data transfer between LIN-Bus and the LIN protocol controller.

Also integrated into the transceiver are a voltage and time controlled reset management, power down, wake up function and a universal comparator for extended applications.


### LIN-BUS Transceiver

The TH8060 is a bi-directional bus interface device for data transfer between LIN-Bus and the LIN protocol controller.

The transceiver consists a pnp-driver (1.2V@40mA) with slew rate control and fold-back characteristic and con-

sists as well in the receiver a high voltage comparator followed by a debouncing unit.

The BUS pin has an integrated 30k pull up resistor with a diode, which prevent the reverse current of V<sub>SUP</sub> during differential voltage between V<sub>SUP</sub> and BUS ( $V_{BUS} > V_{SUP}$ ).




**Figure 2 - Block Diagram LIN Bus Transceiver**

### Transmit Mode

During the transmission the data at the pin TxD will be transferred to the pin BUS. To minimize the electromag-


netic emission of the bus line, the TH8060 has an integrated slew rate control.



**Figure 3 - Transmit Mode Pulse Diagram**

**Receive Mode**

The data at the pin BUS will be transferred to the pin RxD. Short spikes on the bus signal are suppressed by the implemented debouncing circuit.



**Figure 4 - Block Diagram LIN Bus Transceiver**

**Linear Regulator and Controlling Functions**

**Regulator**

The TH8060 has an integrated linear regulator with an output voltage of  $5V \pm 2\%$  and an output current of

$\leq 100mA$ . The regulator is switched on or off with a signal on the EN pin or wake up with a BUS signal.

**Initialization**


The initialization is started if the power supply is switched on, or after the temperature limitation has switched off the regulator or in case of BUS traffic (wake up).

generated (see figure 10 - Initialization).

If the  $V_{CC}$  voltage level is higher than  $V_{RESEIN}$ , the reset time  $t_{RES}$  is started. This reset time is determined by the voltage level on the VTR pin (see table VTR Programming). After  $t_{RES}$  a rising edge on the RESET output is

The regulator is active and can only switched off with a falling edge on EN. The regulator remain with EN=high in active mode and therefore also the  $V_{CC}$  voltage is active.

The input EN has an internal pull down resistor. If EN=high, the internal pull down current is switched off to minimize the quiescent current.



**Figure 5 - Initialization**

### RESET Output

The RESET output is switched from low to high if  $V_{SUP}$  is switched on and  $V_{CC} > V_{RESEIN}$  after the time  $t_{RES}$ .

If the voltage  $V_{CC}$  drop below  $V_{RES1}$  or  $V_{RES2}$  then the RESET output is switched from high to low after the time  $t_{tr}$  has been reached.

The voltage level for  $V_{RES1}$  and  $V_{RES2}$  or the corresponding times  $t_{RES}$  can be programmed via the analogue input VTR.

### Wake up with BUS traffic

If the regulator is put in standby mode it can be wake up with the BUS interface. Every pulse on the BUS (high pulse or low pulse) with a pulse width of min. 45µs will switch on the regulator.

After the BUS has wake up the regulator, it can only be switched off with a high level followed by a low level on the EN pin.

### Reset Programming on VTR

With the VTR pin the reset switch off levels and delay time can be programmed.

The voltage on VCC influences the reset function.

#### VTR-Programming

VTR-Mode	$V_{RES}$	$t_{RES}$
VTR = GND	$V_{RES} = V_{RES1} = 3.15V$	100ms
VTR = VCC	$V_{RES} = V_{RES2} = 4.65V$	100ms
VTR with $R \geq 50k\Omega$ to GND	$V_{RES} = V_{RES1} = 3.15V$	15ms
VTR with $R \geq 50k\Omega$ to VCC	$V_{RES} = V_{RES2} = 4.65V$	15ms

The voltage on VTR input is read out if the voltage at this pin is higher than  $V_{RESEIN}$ . This value defines the reset switch off voltage  $V_{RES}$  and switches on with the next oscillator cycle the pull up current source if VTR=low or the pull down current source if VTR=high. The sources are active for one oscillator cycle. The level changes during this procedures on VTR, wich depends on the external pull up or pull down resistors control the reset time  $t_{RR}$ .

### Temperature Limitation

If the junction temperature  $150^\circ C < T_j < 170^\circ C$  the over temperture recognition will be active and the regulator voltage will be switched off. After  $T_j$  fall below  $140^\circ C$  the TH8060 will be initialized, not depending on of the voltage levels on EN and BUS.

The function of the TH8060 is possible between  $T_{Amax}$  and the switch off temperature, but small parameter differences can appear.

### Low Voltage Detection $V_{SUP}$

Low voltage on  $V_{SUP}$  is monitored on SENSE output.

If  $V_{SUP}$  has reached the level of  $V_{SUP} = 6.8V$  then the SENSE output generates low level. In the normal

operating range is  $V_{SUP} > 7.8V$  and the SENSE output generates a high level.

### Universal Comparator

The TH8060 consist a universal comparator for general use. The positiv input of this comparator is connected with the pin SI. The input voltage range of SI is  $0V \dots V_{SUP}$ .

The input voltage is compared with a fixed reference voltage at high or low level and the comparator output SO drives a 5V digital signal.

## *Application Hints*

### **Operating during Disturbances**

The absence of  $V_{SUP}$ ,  $V_{CC}$  or GND connection or ground shift either alone or in any combination, do not influence

or disturb the communication between other bus nodes.

---

### **Undervoltage**

The reset unit secures the correct behavior of the driver during undervoltage. The BUS pin generates the recessive state if  $V_{CC} < V_{RES1}$ . The inputs have pull-up or pull-down characteristics.

With  $4.5V \leq V_{CC} \leq 5.25V$  the bus connection operates within the correct parameters .

If  $V_{CC} \leq 4.5V$  the TxD signal is transmitted to the bus. The receive mode is also activ.

SENSE and SO output the correct signal if  $V_{CC} > V_{RES}$  . The specified values of the input voltages on SO can't guaranteed.

---

### **Regulator Circuitry**

The choice and dimension of the capacitor on VCC is determined by application point of view. Important parameters are the current difference on load changes and the maximum short time voltage drop.

The VCC pin must be connected to a min. 2 $\mu$ F capacitor for stable operating of the regulator in the whole operating range.

---

### **Short Circuit Proof**


All in- and outputs are short circuit proof to battery and ground. A thermal shut down circuit prevent VCC and BUS from any damage

### **Baud Rate**

The TH8060 has a maximum Baud rate of 20 kBaud ( $C_{BUS} < 10nF$ ). This baud rate is supported by the typically value for the slew rate at BUS of  $\pm 2V/\mu s$ .


---

**Application Circuitry**



**Figure 6 - Application Circuit**

There should be used an LC- or RC-Filter to minimize the influence of EMI on the BUS lines.



**Figure 7 - Application Circuit for LIN Subbus**

### Electrical Specification

All voltages are referenced to ground (GND). Positive currents flow into the IC. The absolute maximum ratings given in the table below are limiting values that do not lead to a permanent damage of the device but exceeding

any of these limits may do so. Long term exposure to limiting values may affect the reliability of the device. Reliable operation of the TH8060 is only specified within the limits shown in "Operating conditions".

### Operating Conditions

Parameter	Symbol	Min	Max	Unit
Battery voltage	$V_{SUP}$	5.25	18	V
Supply voltage	$V_{CC}$	4.75	5.25	V
Operating ambient temperature	$T_A$	-40	+125	°C
Junction temperature <sup>[1]</sup>	$T_{Jc}$		+150	°C

### Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Max	Unit
Supply voltage at $V_{SUP}$ <sup>[2]</sup>	$V_{SUP}$		-1.0	18	V
		$T \leq 60$ s	-	30	
		$T \leq 500$ ms	-	40	
Input voltage at pin SI, BUS <sup>[2]</sup>	$V_{BUS}$		-24	30	V
		$T \leq 500$ ms	-	40	
Difference $V_{SUP}-V_{CC}$	$V_{SUP-VCC}$		-0.3	40	V
Input voltage at pin EN and SI	$V_{INENSI}$		-0.3	$V_{SUP}+0.3$	V
Input voltage at pin VTR, TxD, RxD, SO, RESET, SENSE	$V_{IN}$		-0.3	$V_{CC}+0.3$	V
Input current at pin EN, VTR, SI, SO, TxD, RxD,RESET,SENSE	$I_{IN}$		-25	25	mA
Input current for short circuit of pin $V_{SUP}$ and $V_{CC}$	$I_{Short}$		-500	500	mA
Power dissipation $T_A = 85$ °C <sup>[3]</sup>	$P_0$			600	mW
Thermal resistance from junction to ambient	$R_{THJA}$			50	K/W
Junction temperature <sup>[4]</sup>	$T_J$			150	°C
Storage temperature	$T_{STG}$		-55	150	°C

<sup>[1]</sup> Junction temperature is defined in IEC 747-1

<sup>[2]</sup> The current and voltage values are valid independent from each other.

<sup>[3]</sup> The maximum power dissipation is defined by the ambient temperature and the thermal resistance. It can be calculated with

$$P_0 = (V_{SUP} - V_{CC}) * I_{VCC} + P_{BUS}$$

$P_{BUS}$  is the BUS driver output with normally  $\leq 25$  mW

<sup>[4]</sup> see over temperature protection



### Static Characteristics

( $V_{SUP} = 5.25$  to  $18V$ ,  $V_{CC} = 4.75$  to  $5.25V$ ,  $T_A = -40$  to  $+125^\circ C$ , unless otherwise specified)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Linear Regulator</b>						
Output voltage VCC	$V_{CCn}$	$5.5V \leq V_{SUP} \leq 18V$ $T_A = 25^\circ C$	4.95	5.0	5.05	V
	$V_{CCt}$	$5.5V \leq V_{SUP} \leq 18V$	4.90	5.0	5.10	V
	$V_{CCh}$	$V_{SUP} > 18V$	4.95	5.0	5.25	V
	$V_{CCl}$	$3.3V < V_{SUP} < 5.5V$	$V_S - V_D$		5.1	V
Supply current, „normal mode“ [2]	$I_{Snl}$	$V_{EN} = V_{SUP} = 12V$ , Pins 8, 10, 11, 14-16 open			110	$\mu A$
Supply current, „sleep mode“	$I_{Ssleep}$	$V_{EN} = 0V$		35	50	$\mu A$
Drop-out voltage	$V_D$	$V_{SUP} \geq 4.0V$ , $I_{VCC} = 25mA$			200	mV
		$V_{SUP} \geq 4.0V$ , $I_{VCC} = 100mA$			400	mV
		$V_{SUP} \geq 3.3V$ , $I_{VCC} = 20mA$			600	mV
Output current VCC	$I_{VCC}$	$V_{SUP} \geq 3.0V$	100			mA
Current limitation VCC	$I_{LVCC}$	$V_{SUP} > 0V$			300	mA
Load capacity	$C_{load}$	$ESR \leq 5\Omega$	2			$\mu F$
Power-on-reset threshold “V <sub>CC</sub> on”	$V_{RESEIN}$	referred to $V_{CC}$ , $V_{SUP} > 4.6V$	4.5	4.65	4.8	V
Power-on-reset threshold “V <sub>CC</sub> off”	$V_{RES2}$	$V_{TR} = H, V_{SUP} > 0V$	4.5	4.65	4.8	V
	$V_{RES1}$		3.0	3.15	3.3	
<b>SENSE-Output</b>						
VSUP - threshold low at SENSE	$V_{SENL}$		6.8			V
VSUP - threshold high an SENSE	$V_{SENH}$				7.8	V
Hysteresis SENSE	$V_{SENHYS}$		100			mV
Output voltage low	$V_{OL}$	$I_{OUT} = 1mA$			0.8	V
Output voltage high	$V_{OH}$	$I_{OUT} = -1mA$	$V_{CC} - 0.8$			V
<b>Enable-Input EN</b>						
Input voltage low	$V_{ENL}$		-0.3		1.75	V
Input voltage high	$V_{ENH}$		2.5		$V_{SUP} + 0.3$	V
Hysteresis	$V_{ENHYS}$		100			mV
Pull-down current EN	$I_{pdEN}$	$V_{EN} > V_{ENH}$	1.8	4.0	7.5	$\mu A$
		$V_{EN} < V_{ENL}$	70	100	130	$\mu A$
<b>Output RESET</b>						
Output voltage low	$V_{OL}$	$I_{OUT} = 1mA$ , $V_{SUP} > 5.5V$			0.8	V
		10 k $\Omega$ RESET to VCC $V_{SUP} = V_{CC} = 0.8V$			0.2	V
Pull-up current	$I_{pu}$		-500	-375	-250	$\mu A$

### Static Characteristics (continued)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Comparator SI, SO</b>						
Input Current SI	$I_{INSI}$	$0V \leq V_{SI} \leq 18V$	-20		20	$\mu A$
Input Current SI	$-I_{INSI}$	$V_{SI} = -12V$	-1			mA
Threshold low SI	$V_{IL}$		1.05	1.16		V
Threshold High SI	$V_{IH}$			1.21	1.4	V
Hysteresis	$V_{HYS}$		30			mV
Output voltage low at SO	$V_{OL}$	$I_{OUT} = 1 \text{ mA}, V_{SUP} > 5.5 \text{ V}$			0.8	V
		$10 \text{ k}\Omega \text{ SO to VCC}, V_{CC} > 3.3V$			0.4	V
Pull-up current at SO	$I_{pu}$		-500	-375	-250	$\mu A$
<b>Input VTR</b>						
Threshold low	$V_{TRL}$		0.15	0.25		$V_{CC}$
Threshold high	$V_{TRH}$			0.75	0.85	$V_{CC}$
Output current low	$I_{OL}$	$V_{CC} > 3.3 \text{ V}$	160	230	300	$\mu A$
Output current high	$I_{OH}$		-300	-230	-160	$\mu A$
<b>LIN-Bus-Interface</b>						
Power-on-reset threshold	$V_{POR}$	$V_{POR} = V_{RES1}$	3.0	3.15	3.3	V
Pull-up current TxD	$I_{pu}$		-500	-375	-250	$\mu A$
Input voltage low TxD	$V_{IL}$				0.25	$V_{CC}$
Input voltage high TxD	$V_{IH}$		0.75			$V_{CC}$
Input voltage low BUS dominant	$V_{IL}$				0.45	$V_{SUP}$
Input voltage high BUS recessive	$V_{IH}$		0.55			$V_{SUP}$
Hysteresis BUS	$V_{HYS}$			50		mV
Input current BUS recessive <sup>[2]</sup>	$I_{INBUSR}$	$8 \leq V_{BUS} \leq 18 \text{ V},$ $V_{SUP} = V_{BUS} - 0.7V, \text{ TxD} = \text{high}$			20	$\mu A$
Input current BUS dominant	$I_{INBUSD}$	$V_{BUS} = 0V, \text{ TxD} = \text{high}$	-1			mA
Pull up resistor BUS	$R_{BUSpu}$		20	30	47	k $\Omega$
Output voltage BUS dominant	$V_{BUSD}$	$V_{SUP} = 12V, \text{ TxD} = \text{low}$ $I_{BUS} = 40 \text{ mA}$			1.2	V
Output voltage BUS recessive <sup>[1] [2]</sup>	$V_{BUSR}$	$8 \leq V_{SUP} \leq 18 \text{ V}, \text{ TxD} = \text{high}$			0.8	$V_{BAT}$
Current limitation BUS	$I_{LIM}$	$V_{BUS} > 2.5V, \text{ TxD} = \text{low}$	40		100	mA
Output voltage low RxD	$V_{OL}$	$I_{OUT} = 1 \text{ mA}$			0.8	V
Output voltage high RxD	$V_{OH}$	$I_{OUT} = -1 \text{ mA}$	$V_{CC}-0.8$			V

[1] The recessive voltage at pin BUS don't should be less than 80% of voltage at KL30  $V_{BAT}$ . The voltage at  $V_{SUP}$  results with consideration of reverse diode  $V_{SUP} = V_{BAT} - 0.7V$

[2] See test circuit for dynamic characteristics on page 12

### Dynamic Characteristics

All dynamic values of the table below refer to the test-schematic shown in Figure 3 - Test Circuit for Dynamic Characteristics

For the definition of delay and transitions times see Figure 2 - TH8060 Timing Diagram.


( $7V \leq V_{SUP} \leq 18V$ ,  $4.75V \leq V_{CC} \leq 5.25V$ ,  $-40^{\circ}C \leq T_A \leq 125^{\circ}C$ , unless otherwise specified)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>RESET</b>						
Reset time	$t_{Res}$	$R_{VTR} < 1\text{ k}\Omega$	70	100	140	ms
		$R_{VTR} > 45\text{ k}\Omega$	10	15	20	ms
Reset rising time	$t_{rr}$		3.0	6.5	10	$\mu\text{s}$
<b>LIN-Bus-Interface</b>						
Slew rate BUS falling edge <sup>[2]</sup>	$dV/dT_{fall}$	$20\% \leq V_{BUS} \leq 80\%$ $100\text{pF} \leq C_{BUS} \leq 10\text{nF}$	-2.5	-2.0	-1.0	$\text{V}/\mu\text{s}$
Slew rate BUS rising edge <sup>[2]</sup>	$dV/dT_{rise}$	$20\% \leq V_{BUS} \leq 80\%$ $C_{BUS} = 100\text{ pF}$	1.0	2.0	2.5	$\text{V}/\mu\text{s}$
Symmetry of Slew rate BUS	$dV/dT_{sym}$	$dV/dT_{rise} - dV/dT_{fall}$ $C_{BUS} = 100\text{ pF}$	-0.3		0.3	$\text{V}/\mu\text{s}$
Debouncing time BUS	$t_{debBUS}$	High pulse or low pulse	1.5	2.8	4.0	$\mu\text{s}$
Symmetry of debouncing BUS	$t_{debsym}$		-0.5		0.5	$\mu\text{s}$
Propagation delay TxD -> BUS <sup>[1] [2]</sup>	$t_{trans\_pdr}$ , $t_{trans\_pdf}$				4	$\mu\text{s}$
Symmetry of propagation delay TxD -> BUS <sup>[1]</sup>	$t_{trans\_sym}$	$t_{trans\_pdr} - t_{trans\_pdf}$	-2		2	$\mu\text{s}$
Propagation delay BUS -> RxD <sup>[1] [2]</sup>	$t_{rec\_pdr}$ $t_{rec\_pdf}$				6	$\mu\text{s}$
Symmetry of propagation delay BUS -> RxD <sup>[1]</sup>	$t_{rec\_sym}$	$t_{rec\_pdr} - t_{rec\_pdf}$	-2		2	$\mu\text{s}$
Debouncing time TxD <sup>[1]</sup>	$t_{deb}$		0.6	1.0	1.5	$\mu\text{s}$
Debouncing time EN <sup>[1]</sup>	$t_{deb}$		200			ns
Wake-up-debouncing BUS	$t_{debWake}$		25	45	90	$\mu\text{s}$
Propagation delay SI -> SO	$t_{pdcomp}$		4		11	$\mu\text{s}$
VSUP-SENSE debouncing <sup>[1]</sup>	$t_{deb}$		10	17	25	$\mu\text{s}$

[1] See timing diagram


[2] See test circuit for dynamic characteristics on page 12

**Timing Diagram**




**Figure 8 - Timing Diagram**

**Test Circuit for Dynamic Characteristics**




**Figure 9 - Test Circuit for Delay Time and Slope Control**


**Test Circuit for Dynamic Characteristics (continued)**



**Figure 10 - Test Circuit for Supply Current  $I_{S1}$**




**Figure 11 - Test Circuit for Bus Voltage "recessiv"  $V_{BUSR}$**



**Figure 12 - Test Circuit for Bus Current "recessiv"  $I_{BUSR}$**


*Pin Description*



Pin	Name	I/O	Function
1	VSUP		Supply voltage
2	EN	I	Enable Input voltage regulator, HV-pull-down-Input, High-active
3	VTR	I	Analogue Input - definition of reset time und Reset voltage level
4	GND		Ground
5	GND		Ground
6	BUS	I/O	Bi-directional bus line
7	SI	I	Comparator Input, HV-Input
8	SO	O	5V-Comparator Output
9	n.c.		not connected
10	RxD	O	Receive Output, 5V-push-pull
11	TxD	I	5V-Transmit Input, pull-up-Input
12	GND		Ground
13	GND		Ground
14	RESET	O	5V-output reset, active low
15	SENSE	O	5V-output of VSUP-Monitoring
16	VCC	O	Regulator output 5V/100mA

*Mechanical Specifications*

**SOIC16 Package Dimensions**



**Small Outline Integrated Circuit (SOIC), SOIC 16, 300 mil**

All Dimension in mm, coplanarity < 0.1 mm									
	D	E	H	A	A1	e	b	L	$\alpha$
min	10.1	7.40	10.00	2.35	0.10	1.27	0.33	0.40	0°
max	10.5	7.60	10.65	2.65	0.30		0.51	1.27	8°
All Dimension in inch, coplanarity < 0.004"									
min	0.398	0.291	0.394	0.093	0.004	0.050	0.013	0.016	0°
max	0.413	0.299	0.419	0.104	0.012		0.020	0.050	8°

For the latest version of this document, go to our website at:

[www.melexis.com](http://www.melexis.com)

---

---

Or for additional information contact Melexis direct:

■ *Europe*

Phone: +32 13 67 04 95

E-mail: [sales\\_europe@melexis.com](mailto:sales_europe@melexis.com)

■ *All other locations*

Phone: +1 603 223 2362

E-mail: [sales\\_usa@melexis.com](mailto:sales_usa@melexis.com)

---

### Important Notice

Devices sold by Melexis are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. Melexis makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Melexis reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Melexis for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Melexis for each application.

The information furnished by Melexis is believed to be correct and accurate. However, Melexis shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of Melexis' rendering of technical or other services.

© 2000 Melexis GmbH. All rights reserved.