

TH8061

LIN Bus Transceiver with integrated Voltage Regulator

Features and Benefits

- □ LIN-Bus Transceiver:
 - PNP-bipolar transistor driver with slew rate control and current limitation
 - BUS input voltage -24V ... 30V (independently of V_{SUP})
 - Possibility of BUS wake up
 - Baud rate up to 20 kBaud
- ☐ Operating voltage V_{SUP} = 5.5 ... 18 V
- \Box Very low standby current consumption < 110 μ A in normal mode (< 50 μ A in sleep mode)
- ☐ Linear low drop voltage regulator:
 - Output voltage 5V± 1%
 - Output current max. 50mA
 - Output current limitation
- Overtemperature shutdown
- ☐ Reset time 100ms and reset threshold voltage 4.65V
- Load dump protected (40V)
- ☐ Wake-up by LIN BUS traffic and start-up capable independent of EN voltage level
- CMOS compatible interface to microcontroller

Ordering Information

Part No. Temperature Range Package


TH8061 JDC -40°C...125°C SOIC8, 150mil

General Description

The mini-ReLIN TH8061 is the low cost variant of our ReLIN-IC TH8060.

It consists a low drop voltage regulator 5V/50mA and a LIN Bus Transceiver. The LIN-Transceiver is suitable for LIN-Bus systems conform to "LIN-Protocol Specification" Rev. 1.1, from 04/17/2000.

The combination of voltage regulator and bus transceiver make it possible to develop simple, but powerful and cheap slave nodes in LIN Bus systems.





Functional Diagram




Figure 1 - Block Diagram



Functional Description

The TH8061 consists a low drop voltage regulator 5V/50mA and a LIN Bus transceiver, which is a bi-

directional bus interface device for data transfer between LIN-Bus and the LIN protocol controller.

LIN-BUS Transceiver

The TH8061 is a bi-directional bus interface device for data transfer between LIN-Bus and the LIN protocol controller.

The transceiver consists a pnp-driver (1.2V@40mA) with slew rate control and fold-back characteristic and consists as well in the receiver a high voltage comparator

followed by a debouncing unit.

The BUS pin has an integrated 30k pull up resistor with a diode, which prevent the reverse current of VBUS during differential voltage between VSUP and BUS (V_{BUS}>V_{SUP}).




Figure 2 - Block Diagram LIN Bus Transceiver

Transmit Mode

During the transmission the data at the pin TxD will be transferred to the pin BUS. To minimize the electromag-

netic emission of the bus line, the TH8061 has an integrated slew rate control.




Figure 3 - Transmit Mode Pulse Diagram

Datasheet Rev 1.2 Feb 2001 Page 3 www.melexis.com



Receive Mode

The data at the pin BUS will be transferred to the pin RxD. Short spikes on the bus signal are suppressed by the implemented debouncing circuit.




Figure 4 - Block Diagram LIN Bus Transceiver

Linear Regulator and Controlling Functions

Regulator

The TH8061 has an integrated linear regulator with an output voltage of 5V $\pm 2\%$ and an output current of

≤50mA. The regulator is switched on or off with a signal on the EN pin or wake up with a BUS signal.

Initialization

The initialization is started if the power supply is switched on, or after the temperature limitation has switched off the regulator or in case of BUS traffic (wake up).

If the V_{CC} voltage level is higher than V_{RES} =4.65V, the reset time t_{RES} = 100ms is started. After t_{RES} a rising edge on the RESET output is generated (see figure Initialization).

If V_{CC} > V_{POR} the bus-interface will be activated.

The regulator is active and can only switched off with a falling edge on EN. The regulator remain with EN=high in active mode and therefore also the V_{CC} voltage is active.

The input EN has an internal pull down resistor. If EN=high, the internal pull down current is switched off to minimize the quiescent current.




Figure 5 - Initialization and Undervoltage



RESET Output

The RESET output is switched from low to high if V_{SUP} is switched on and V_{CC} > V_{RES} after the time t_{RES} .

If the voltage V_{CC} drop below V_{RES} then the RESET output is

switched from high to low after the time $t_{\rm rr}$ has been reached. The voltage level for the RESET output is 4,65V and the corresponding reset time $t_{\rm RES}$ is 100ms.

Wake up with BUS traffic

If the regulator is put in standby mode it can be wake up with the BUS interface. Every pulse on the BUS (high pulse or low pulse) with a pulse width of min. $45\mu s$ will switch on the regulator.

After the BUS has wake up the regulator, it can only be switched off with a high level followed by a low level on the EN pin.

Temperature Limitation

If the Junction temperature $150^{\circ}\text{C} < T_j < 170^{\circ}\text{C}$ the over temperture recognition will be active and the regulator voltage will be switched off. After T_j fall below 140°C the TH8061 will be initialized, not depending on of the voltage levels on EN and BUS.

The function of the TH8061 is possible between T_{Amax} and the switch off temperature, but small parameter differences can appear.



Application Hints

Operating during Disturbances

The absence of V_{SUP} , V_{CC} or GND connection or ground shift either alone or in any combination, do not influence

or disturb the communication between other bus nodes.

Undervoltage

The reset unit secures the correct behavior of the driver during undervoltage. The BUS pin generates the recessive state if $V_{CC} < V_{POR}$. The inputs have pull-up or pull-down characteristics.

With 4.5V \leq V_{CC} \leq 5.25V the bus connection operates within the correct parameters .

If $V_{CC} \leq 4.5V$ the TxD signal is transmitted to the bus. The receive mode is also activ.

Regulator Circuitry

The choice and dimension of the capacitor on VCC is determined by application point of view. Important parameters are the current difference on load changes and the maximum short time voltage drop.

The VCC pin must be connected to a min. $2\mu F$ capacitor for stable operating of the regulator in the whole operating range.

Short Circuit Proof

All in- and outputs are short circuit proof to battery and ground. A thermal shut down circuit prevent VCC and BUS from any damage

Baud Rate

The TH8061 has a maximum Baud rate of 20 kBaud (C_{BUS} <10nF). This baud rate is supported by the typically value for the slew rate at BUS of \pm 2V/ μ s.

Application Circuitry




Figure 6 - Application Circuit

There should be used an LC-Filter to minimize the influence of EMI on the BUS lines.




Figure 7 - Application Circuit for LIN Subbus



Electrical Specification

All voltages are referenced to ground (GND). Positive currents flow into the IC. The absolute maximum ratings given in the table below are limiting values that do not lead to a permanent damage of the device but exceeding any of

these limits may do so. Long term exposure to limiting values may affect the reliability of the device. Reliable operation of the TH8061 is only specified within the limits shown in "Operating conditions".

Operating Conditions

Parameter	Symbol	Min	Max	Unit
Battery voltage	V _{SUP}	5.25	18	٧
Supply voltage	V _{CC}	4.75	5.25	V
Operating ambient temperature	T _A	-40	+125	°C
Junction temperature [1]	T _{Jc}		+150	°C

Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Max	Unit
			-1.0	18	
Supply voltage at VSUP [2]	V _{SUP}	T ≤ 60 s	1	30	V
		T ≤ 500 ms	-	40	
Input valtage at his DLIC [2]	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		-24	30	- V
Input voltage at pin BUS [2]	V _{BUS}	T ≤ 500 ms	1	40	
Difference VSUP-VCC	V _{SUP-VCC}		-0.3	40	V
Input voltage at pin EN	V _{INEN}		-0.3	V _{SUP} +0.3	V
Input voltage at pin TxD, RxD, RESET	V _{IN}		-0.3	V _{cc} +0.3	V
Input current at pin EN, TxD, RxD, RESET	I _{IN}		-25	25	mA
Input current for short circuit of pin VSUP and VCC	I _{INSH}		-500	500	mA
Power dissipation T _A = 85 °C ^[3]	P ₀			400	mW
Thermal resistance from junction to ambient	R _{THJA}			160	K/W
Junction temperature [4]	TJ			150	°C
Storage temperature	T _{STG}		-55	150	°C

[4] see over temperature protection

Datasheet Rev 1.2 Feb 2001 Page 8 www.melexis.com

^[1] Junction temperature is defined in IEC 747-1

^[2] The current and voltage values are valid independent from each other.

The maximum power dissipation is defined by the ambient temperature and the thermal resistance. It can be calculated with $P_0 = (V_{SUP} - V_{CC})^* I_{VCC} + P_{BUS}$. P_{BUS} is the BUS driver output with normally ≤ 25 mW



Static Characteristics

(V_{SUP} = 5.25 to 18V, V_{CC}= 4.75 to 5.25V, T_A = -40 to +125°C, unless otherwise specified)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Linear Regulator						
	V _{CCn}	$5.5V \le V_{SUP} \le 18V$ $T_A = 25^{\circ}C$	4.95	5.0	5.05	V
Output voltage VCC	V_{CCt}	$5.5V \le V_{SUP} \le 18V$	4.90	5.0	5.10	٧
	V_{CCh}	V _{SUP} > 18V	4.95	5.0	5.25	٧
	V _{CCI}	3.3 V< V _{SUP} < 5.5 V	V _{SUP} -V _D		5.1	٧
Supply current, "normal mode"	I _{SnI}	$V_{EN} = V_{SUP} = 12V$, Pins 4 to 8 open			110	μΑ
Supply current, "sleep mode"	I _{Ssleep}	V _{EN} = 0V		35	50	μΑ
		$V_{SUP} \ge 4.0V$, $I_{VCC} = 20mA$			200	mV
Drop-out voltage	V_D	$V_{SUP} \ge 4.0V$, $I_{VCC} = 50mA$			400	mV
		$V_{SUP} \ge 3.3V$, $I_{VCC} = 15mA$			600	mV
Output current VCC	I _{VCC}	$V_{SUP} \ge 3.0V$	50			mA
Current limitation VCC	I _{LVCC}	V _{SUP} > 0V			150	mA
Load capacity	C_{load}	ESR ≤ 5Ω	2			μF
Reset threshold	V_{RES}	refered to V_{CC} , $V_{SUP} > 4.6V$	4.5	4.65	4.8	V
Power-on-reset threshold	V_{POR}		3.0	3.15	3.3	V
Enable-Input EN						
Input voltage low	V_{ENL}		-0.3		1.75	V
Input voltage high	V _{ENH}		2.5		V _{SUP} +0.3	V
Hysteresis	V_{ENHYS}		100			mV
Pull-down current EN	I _{pdEN}	$V_{EN} > V_{ENH}$	1.8	4.0	7.5	μΑ
T dif-down carrent Liv	IpdEN	$V_{EN} < V_{ENL}$	70	100	130	μΑ
Output RESET						
		$I_{OUT} = 1 \text{ mA}, V_{SUP} > 5.5 \text{ V}$			0.8	٧
Output voltage low	V _{OL}	V_{OL} 10 kΩ RESET to VCC $V_{SUP} = V_{CC} = 0.8 \text{ V}$			0.2	V
Pull-up current	l _{pu}		-500	-375	-250	μΑ



Static Characteristics (continued)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
LIN-Bus-Interface						
Pull-up current TxD	I _{pu}		-500	-375	-250	μΑ
Input voltage low TxD	V _{IL}				0.25	V_{CC}
Input voltage high TxD	V _{IH}		0.75			V_{CC}
Input voltage low BUS dominant	V _{IL}				0.45	V_{SUP}
Input voltage high BUS recessive	V _{IH}		0.55			V_{SUP}
Hysteresis BUS	V _{HYS}			50		mV
Input current BUS recessive	I _{INBUSR}	$8 \le V_{BUS} \le 18 \text{ V},$ $V_{SUP} = V_{BUS} - 0.7 \text{V}, \text{ TxD} = \text{high}$			20	μΑ
Input resistance	R _{INBUSR}	V _{BUS} = -12 V	12	60		kΩ
Input current BUS dominant	I _{INBUSD}	V_{BUS} = 0V, TxD = high	-1			mA
Pull up resistor bus	R _{BUSpu}		20	30	47	kΩ
Output voltage BUS dominant	V _{BUSD}	V_{SUP} = 12V, TxD = low I_{BUS} = 40 mA			1.2	V
Output voltage BUS recessive [1]	V _{BUSR}	$8 \le V_{SUP} \le 18 \text{ V, TxD} = \text{high}$			0.8	V_{BAT}
Current limitation BUS	I _{LIM}	$V_{BUS} > 2.5V$, $TxD = low$	40		100	mA
Output voltage low RxD	V _{OL}	I _{OUT} = 1 mA			0.8	٧
Output voltage high RxD	V _{OH}	I _{OUT} = -1 mA	V _{CC} -0.8			V
Temperature switch off						
Switch off temperature	T _{jab}		150		170	°C
Hysteresis switch on temerature	T _{jhys}		10		30	°C

Datasheet Rev 1.2 Feb 2001 Page 10 www.melexis.com

^[1] The recessive voltage at pin BUS don't should be less than 80% of voltage at KL30 V_{BAT} . The voltage at V_{SUP} results with consideration of reverse diode $V_{SUP} = V_{BAT} - 0.7V$



Dynamic Characteristics

All dynamic values of the table below refer to the test-schematic schown in Figure 9...12 - Test Circuit for Dynamic Characteristics. For the definition of delay and transitions times see Figure 8 - TH8061 Timing Diagram.

(7V \leq V_{SUP} \leq 18V, 4.75V \leq V_{CC} \leq 5.25V, -40°C \leq T_A \leq 125°C, unless otherwise specified)

Parameter	Symbol	Condition	Min	Тур	Max	Unit	
RESET							
Reset time	t _{Res}		70	100	140	ms	
Reset rising time	t _{rr}		3.0	6.5	10	μs	
LIN-Bus-Interface							
Slew rate BUS falling edge [2]	dV/dT _{fall}	$20\% \leq V_{BUS} \leq 80\%$ $100pF \leq C_{BUS} \leq 10nF$	-2.5	-2.0	-1.0	V/μs	
Slew rate BUS rising edge [2]	dV/dT _{rise}	$20\% \le V_{BUS} \le 80\%$ $C_{BUS} = 100 \text{ pF}$	1.0	2.0	2.5	V/µs	
Symmetry of Slew rate BUS [1]	dV/dT _{sym}	$dV/dT_{rise} - dV/dT_{fall}$ $C_{BUS} = 100 \text{ pF}$	-0.3		0.3	V/μs	
Debouncing time BUS	t _{debBUS}	Hig pulse or low pulse	1.5	2.8	4.0	μs	
Symmetry of debouncing BUS	t _{debsym}		-0.5		0.5	μs	
Propagation delay TxD -> BUS [1] [2]	t_{trans_pdr} , t_{trans_pdf}				4	μs	
Symmetry of propagation delay TxD -> BUS [1]	\mathbf{t}_{trans_sym}	t _{trans_pdr} - t _{trans_pdf}	-2		2	μs	
Propagation delay BUS -> RxD [1] [2]	t_{rec_pdr} t_{trec_pdf}				6	μs	
Symmetry of propagation delay BUS -> RxD [1]	t_{rec_sym}	t _{rec_pdr} - t _{rec_pdf}	-2		2	μs	
Debouncing time TxD [1]	t _{deb}		0.6	1.0	1.5	μs	
Debouncing time EN [1]	t_{deb}		200			ns	
Wake-up-debouncing BUS	t _{debWake}		25	45	90	μs	

Datasheet Rev 1.2 Feb 2001 Page 11 www.melexis.com

^[1] See timing diagram

^[2] See test circuit for dynamic characteristics on page 12 and 13

Timing Diagram




Figure 8 - Timing Diagram

Test Circuit for Dynamic and Static Characteristics




Figure 9 - Test Circuit for Delay Time and Slope Control

Test Circuit for Dynamic and Static Characteristics (continued)




Figure 10 - Test Circuit for Supply Current I_{SNE}




Figure 11 - Test Circuit for Bus Voltage "recessiv" V_{BUSR}





Figure 12 - Test Circuit for Bus Current "recessiv" IBUSR




Pin Description



Pin	Name	I/O	Function
1	VSUP		Supply voltage
2	EN	I	Enable Input voltage regulator, HV-pull-down-Input, High-active
3	GND		Ground
4	BUS	I/O	Bi-directional bus line
5	RxD	0	Receive Output, 5V-push-pull
6	TxD	I	5V-Transmit Input, pull-up-Input
7	RESET	0	5V-output reset, active low
8	VCC	0	Regulator output 5V/50mA

Mechanical Specifications

SOIC8 Package Dimensions



Small Outline Integrated Circiut (SOIC), SOIC 8, 150 mil

All Dimension in mm, coplanarity < 0.1 mm									
	D	E	Н	Α	A 1	е	b	L	α
min	4.8	3.80	5.80	1.35	0.10	1.07	0.33	0.40	0°
max	5.00	4.00	6.20	1.75	0.25	1.27	0.51	1.27	8°
All Dimension in i	All Dimension in inch, coplanarity < 0.004"								
min	0.189	0.150	0.228	0.053	0.004	0.050	0.013	0.016	0°
max	0.197	0.157	0.244	0.069	0.010	0.050	0.020	0.050	8°



For the latest version of this document, go to our website at:

www.melexis.com

Or for additional information contact Melexis direct:

■ Europe

Phone: +32 13 67 04 95

E-mail: sales_europe@melexis.com

All other locations

Phone: +1 603 223 2362

E-mail: sales_usa@melexis.com

Important Notice

Devices sold by Melexis are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. Melexis makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Melexis reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Melexis for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Melexis for each application.

The information furnished by Melexis is believed to be correct and accurate. However, Melexis shall not be liable to recipient or any third party for any

The information furnished by Melexis is believed to be correct and accurate. However, Melexis shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of Melexis' rendering of technical or other services.

© 2000 Melexis GmbH. All rights reserved.