## **Balanced Line Receiver ICs**

# THAT Corporation

#### THAT 1240, 1243, 1246

### FEATURES

- High CMRR: typically 90dB at 60Hz
- Wide bandwidth and high slew rate
- Low distortion and low noise
- Available in 0 dB, -3 dB, and -6 dB versions
- Pin compatible with SSM2143 and INA137

### **APPLICATIONS**

- Balanced Audio Line Receivers
- Summing Amplifiers
- Differential Amplifiers
- Current Shunt Monitors
- Ground Loop Eliminator

## Description

The THAT 124x series of precision differential amplifiers are designed primarily for use as audio balanced line receivers. Gains of 0 db, -3 dB, and -6 dB are available to suit various applications requirements.

The THAT 1246 is drop-in compatible with the Burr-Brown INA137 and Analog Devices SSM2143, while the THAT 1240 is drop-in compatible with the SSM2140.

All devices exhibit 90 dB of typical common-mode rejection, slew rates of 12 V/ $\mu s,~a$ 

20MHz bandwidth, and 0.0006% THD. Both surface-mount and DIP packages are available.

The THAT 124x family are laser-trimmed to obtain the precision resistor matching needed for high CMR performance. Fashioned in THAT Corporation's proprietary dielectric isolation (DI) process, the THAT 124x series provides the sonic benefit of discrete designs, with the compact size, reliability, matching, and thermal tracking of a fully integrated solution.




Figure 1. THAT1240-series equivalent circuit diagram

Pin Name	DIP Pin	SO Pin
Ref	1	1
In-	2	2
In+	3	3
Vee	4	4
Sense	5	5
Vout	6	6
Vcc	7	7
NC	8	8

Table 1. 1240 Series pin assignments

Gain	Plastic DIP	Plastic SO
0 dB	1240P	1240S
-3 dB	1243P	1243S
-6 dB	1246P	1246S

Table 2. Ordering information

## SPECIFICATIONS<sup>1</sup>

# Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ )

Positive Supply Voltage (V <sub>CC</sub> )	+18 V	Power Dissipation ( $P_D$ ) ( $T_A = 75^{\circ}C$ )		TBD mW
Negative Supply Voltage (V <sub>EE</sub> )	-18 V	Operating Temp	Operating Temperature Range (T <sub>OP</sub> )	
Storage Temperature Range (T <sub>ST</sub> )	-40 to +125°C	Junction Tempe	erature (T <sub>J</sub> )	150°C
Output Short-Circuit Duration $(t_{SH})$	Continuous	Lead Temperature (Soldering 60 seconds)		TBD °C
Positive Input Voltage (Ref, Sense)	+18 V	Negative Input Voltage (Ref, Sense)		-18 V
	THAT1240	THAT1243	THAT1246	
Positive Input Voltage (In+,In-)	Vcc x 2	Vcc x 2.4	Vcc x 3	
Negative Input Voltage (In+, In-)	Vee x 2	Vee x 2.4	Vee x 3	

	Recommen	ded Operating Co	onditions		
Parameter	Symbol	Conditions	Min	Тур Мах	Units
Positive Supply Voltage	V <sub>CC</sub>		+2.2	+18	V
Negative Supply Voltage	V <sub>EE</sub>		-2.2	-18	V

Electrical Characteristics <sup>2</sup>						
Parameter	Symbol	Conditions	Min	Тур	Max	Units
Supply Current	Icc	No signal	_	2.1	3.4	mA
Input Voltage Range	V <sub>IN-DIFF</sub>	Differential (equal and opposite swing	g)			
		THAT1240 (0 dB gain)	_	21.5		dBu <sup>3</sup>
		THAT1243 (-3 dB gain)	_	24.5	_	dBu
		THAT1246 (-6 dB gain)	—	27.5	—	dBu
	V <sub>IN-CM</sub>	Common mode				
		THAT1240 (0 dB gain)	—	27.5	—	dBu
		THAT1243 (-3 dB gain)	—	29.1	—	dBu
		THAT1246 (-6 dB gain)	—	31.0	—	dBu
Input Impedance <sup>4</sup>	Z <sub>IN-CM</sub>	Common mode (all versions)	_	9		kΩ
		Differential		Ū		
	ZIN-DIFF	THAT1240	_	18	_	kΩ
		THAT1243	_	21	_	kΩ
		THAT1246	_	24	_	kΩ
Common Mode Rejection	CMR I	Matched source impedances; $V_{CM}$ = ±1	0V			
		DC	70	90	_	dB
		60 Hz	70	90	_	dB
		20 kHz	_	85	_	dB
		44 kHz	_	60	—	dB
Power Supply Rejection <sup>5</sup>	PSR	At 60 Hz, with $V_{CC}$ = - $V_{EE}$				
	1.011	THAT1240		82		dB
		THAT1243	_	80	_	dB
				00		30

1. All specifications are subject to change without notice. 2. Unless otherwise noted,  $T_A=25^{\circ}C$ ,  $V_{CC}=+15V$ ,  $V_{EE}=-15V$ , Gain=-6dB 3. 0 dBu = 0.775Vrms.

See test circuit in Figure 2.
 Defined with respect to differential gain.

	Elect	rical Characteristics (Co	ont'd)			
Parameter	Symbol	Conditions	Min	Тур	Max	Units
Total Harmonic Distortion	THD	$V_{\text{IN-DIFF}}$ = 10 dBV; BW = 20 kHz; f = 1 $R_L$ = 2 k $\Omega$	kHz —	0.0006	_	%
Output Noise	e <sub>n(OUT)</sub>	BW = 20 kHz THAT1240 THAT1243 THAT1246		-106 -107 -109	E	dBu dBu dBu
Slew Rate	SR	$R_L = 2 k\Omega; C_L = 300 pF$	7	12	-	V/µs
Small Signal Bandwidth	BW <sub>-3dB</sub>	$R_{L} = 2 \text{ k}\Omega; C_{L} = 10 \text{ pF}$ THAT1240 THAT1243 THAT1246 $R_{L} = 2 \text{ k}\Omega; C_{L} = 300 \text{ pF}$ THAT1240 THAT1240 THAT1243 THAT1246	12 17 23 11 13 14	24 33 44 17 18 20		MHz MHz MHz MHz MHz MHz
Output Gain Error	G <sub>ER(OUT)</sub>	f = 1 kHz	-	±0.03	±0.5	%
Output Voltage Swing	Vo	$R_L = 2 k\Omega$	±12.5	±13	_	V
Output Offset Voltage	V <sub>OFF</sub>	No signal	-7	0	+7	mV
Output Short Circuit Current	I <sub>sc</sub>	$R_L = 0 \Omega$	_	±25		mA
Resistive Load	$R_{Lmin}$		_	_	2	kΩ
Capacitive Load	C <sub>Lmax</sub>		300	_	_	pF




Figure 2. THAT1240 series test circuit

Page 3

THAT Corporation; 45 Sumner Street; Milford, Massachusetts 01757-1656; USA Tel: +1 (508) 478-9200; Fax: +1 (508) 478-0990; Web: www.thatcorp.com

# **Application Notes**

The THAT 1240, 1243, and 1246 are precision differential amplifiers with gains of zero, -3 and -6 dB respectively, and are primarily intended as balanced line receivers for pro audio. However, their topology lends itself to other applications as well.

Figures 3 and 4 show the THAT 1240 and THAT 1246 configured as zero and -6 dB line receivers respectively. These devices can be used to retrofit circuits currently using the SSM 2141, INA134, SSM2143, or INA137. While the THAT 1240 and THAT 1246 are form, fit and functionally compatible with their competitors' equivalent versions, their slew rate and bandwidth are superior.

Like other amplifiers of this type, all of THAT Corporation's line receivers can accept common mode voltages that exceed the power supply rails. Consider Figure 2. Assume that the circuit is configured as shown, but with no differential excitation. In + and In- are shorted together, as are Vout and Sense. Ref is tied to ground. a and b will be held at the same voltage by feedback.

The maximum voltage allowed at the internal node *a* is  $V_{cc}$  minus 2V, while the minimum voltage is  $V_{EE}$  plus 2V. The voltage at *a* can be calculated

 $a = V_{PK-CM} \left[ \frac{R4}{R3+R4} \right]$ 

Isolating  $V_{\text{PK-CM}}$ , we see that

 $V_{PK-CM} = a \left[ \frac{R4+R3}{R4} \right]$ 

Thus, the maximum input in dBu would be

$$V_{IN \max-dbu} = 20 \log \left[ \frac{\frac{(Vcc-2V)}{\sqrt{2}} \times [\frac{R4+R3}{R4}]}{0.775} \right]$$

With  $\pm 18V$  supplies, the THAT 1240 can tolerate a maximum common mode input of 29.3 dBu. Under the same conditions, the THAT1243 can tolerate 30.0 dBu and the THAT 1246 can tolerate 32.9 dBu. These numbers are slightly higher than the datasheet specifications, since they're calculated with a slightly higher supply voltage. Also note that high levels of common mode input compromise the maximum differential mode signal that can be handled by these ICs. Figure 5 shows a THAT 1240 configured as a precision summing amplifier. This circuit uses both the In+ and Ref pins as inputs. Refering to Figure 2, it can be shown by superposition that the voltage at awill be

$$a = (In+)\left[\frac{R4}{R4+R3}\right] + Ref\left[\frac{R3}{R4+R3}\right]$$




Figure 3. Zero dB line receiver




Figure 4. -6 dB line receiver




Figure 5. Precision summing circuit




Figure 6. Circuit for audio ADCs with balanced inputs

Since R3=R4 in the THAT 1240, this equation can be simplified to

$$a = \frac{(In+)+Ref}{2}$$

The output voltage would then be

*Vout* =  $a \times (1 + \frac{R2}{R1})$ 

Since R2=R1, combining equations results in

$$Vout = (In+) + Ref$$

Figure 6 shows a convenient method of driving a typical audio ADC with balanced inputs. This circuit accepts +24 dBu in, and using a pair of THAT 1246s, the signal level between their respective outputs is +24 dBu. An attenuator network brings the signal down another 24 dB while attenuating the noise of the line receivers as well.

The output noise of a THAT 1246 is -109 dBu, and since there are two of them, the total noise level going into the resistive pad will be -106 dBu. The pad reduces the noise level to -130 dBu at the input to the ADC. The noise density resulting from the line receivers will therefore be




Figure 7. Automated gain control of a balanced signal

$$e_n$$
 line receiver  $= \frac{10 \left(\frac{-130 dBu}{20}\right) \times 0.775}{\sqrt{20 kHz}} = 1.73 \frac{nV}{\sqrt{Hz}}$ 

The noise of the 249 $\Omega$  resistor is 2.05 nV/ $\sqrt{Hz}$ . We can assume that the noise contribution of R8 and R19 will be negligible, and therefore, the total noise density going into the input of the ADC will be

$$e_{n \text{ total}} = \sqrt{(1.73 \frac{nV}{\sqrt{Hz}})^2 + (2.06 \frac{nV}{\sqrt{Hz}})^2} = 2.68 \frac{nV}{\sqrt{Hz}}$$

The noise floor can then be calculated to be

Noise<sub>dBu</sub> = 
$$20 \log \left[ \frac{2.68 \frac{nV}{\sqrt{Hz}} \times \sqrt{20 kHz}}{0.775} \right] = -126.2 \, dBu$$

Figure 7 shows an excellent method for controlling gain in a balanced system. There is often a temptation in these systems to keep the signal balanced and use two VCAs to independently control the gain on each half of the balanced signal. Unfortunately, this can results in common mode to differential mode conversion (degradation of CMRR) when there are even slight differences in gain between the VCAs. A better approach is to convert the signal to single-ended, alter the gain, and then convert back to balanced.

In Figure 7 we use a THAT 1243 -3 dB line receiver to do the balanced to single-ended conversion. The VCA section also has a static gain of -3 dB due to the ratio of R2 and R3. This circuit can accept 24 dBu, since the THAT 1243 output stage is capable of 21 dBu without distortion. Reducing R3 to 14 k $\Omega$ results in a 3 dB reduction in VCA output noise. This arrangement results in 3 dB greater dynamic range compared to the case where a -6 dB line receiver and a VCA with zero dB static gain are used. After the VCA, the signal is restored to 24 dBu by the THAT 1430.

# **Package Information**

The THAT 1240 series is available in both 8-pin mini-DIP and 8-pin SOIC packages. The package di-




Figure 8. -P (DIP) version package outline drawing

mensions are shown in Figures 8 and 9, while the pinouts are given in Table 1.




Figure 9. -S (SO) version package outline drawing

Notes: